Systems and methods for delta-sigma digitization

ABSTRACT

A baseband processing unit includes a baseband processor configured to receive a plurality of component carriers of a radio access technology wireless service, and a delta-sigma digitization interface configured to digitize at least one carrier signal of the plurality of component carriers into a digitized bit stream, for transport over a transport medium, by (i) oversampling the at least one carrier signal, (ii) quantizing the oversampled carrier signal into the digitized bit stream using two or fewer quantization bits.

CROSS REFERENCE TO RELATED APPLICATIONS

This application is a continuation in part of U.S. application Ser. No. 16/288,057, filed Feb. 27, 2019. U.S. application Ser. No. 16/288,057 is a continuation in part of U.S. application Ser. No. 16/283,520, filed Feb. 22, 2019. U.S. application Ser. No. 16/283,520 is a continuation in part of U.S. application Ser. No. 16/191,315, filed Nov. 14, 2018. U.S. application Ser. No. 16/288,057 further claims the benefit of and priority to U.S. Provisional Patent Application Ser. No. 62/635,629, filed Feb. 27, 2018. U.S. application Ser. No. 16/283,520 further claims the benefit of and priority to U.S. Provisional Patent Application Ser. No. 62/633,956, filed Feb. 22, 2018. U.S. application Ser. No. 16/191,315 further claims the benefit of and priority to U.S. Provisional Patent Application Ser. No. 62/586,041, filed Nov. 14, 2017. The present application additionally claims the benefit of and priority to U.S. Provisional Patent Application Ser. No. 62/660,322, filed Apr. 20, 2018. The disclosures of all of these applications are incorporated herein by reference in their entireties.

BACKGROUND

The field of the disclosure relates generally to communication networks, and more particularly, to digitization techniques in access communication networks.

Emerging video-intensive and bandwidth-consuming services, such as virtual reality (VR), augmented reality (AR), and immersive applications, are driving the growth of wireless data traffic in a significant manner. This rapid growth has made the network segment of mobile fronthaul (MFH) networks a new bottleneck of user experience. Various technologies have been proposed and investigated to increase the spectral efficiency of MFH networks and enhance the quality of services (QoS) for end users, such as analog MFH based on radio-over-fiber (RoF) technology and digital MFH based on common public radio interface (CPRI), etc. These conventional proposals, however, have been unable to keep up with the increasing pace of growth of wireless traffic.

In a new paradigm of 5G new radio (5G-NR), heterogeneous MFH networks are proposed to aggregate wireless services from multiple radio access technologies (multi-RATs), and then deliver the aggregated services in a shared ubiquitous access network, as described further below with respect to FIG. 1.

FIG. 1 is a schematic illustration of a conventional access network architecture 100. Architecture 100 includes a core network 102, a baseband processing unit (BBU) pool 104, and one or more remote radio heads (RRHs) 106 (e.g., RRHs 106(1), and mobile users 106 (2) and wireless users 106 (3), which connect with a respective RRH 106 (1)). Architecture 100 is, in this example, a cloud-radio access network (C-RAN) that includes a plurality of centralized BBUs 108 in BBU pool 104 to enable inter-cell processing. Core network 102 includes one or more service gateways (S-GWs) 110, or mobile management entities (MMEs), in operable communication with BBU pool 104 over a mobile backhaul (MBH) network 112. That is, MBH network 112 constitutes the network segment from S-GW/MME 110 to BBUs 108 or BBU pool 104. In a similar fashion, a mobile fronthaul (MFH) 114 is defined as the network segment from BBUs 108/BBU pool 104 to RRHs 106.

In operation of architecture 100, MBH 112 transmits digital bits 116 of net information, whereas MFH 114 transmits wireless services 118 in either an analog waveform 120 based on RoF technology, or in a digital waveform 122 using a digitization interface, such as CPRI. In the embodiment depicted in FIG. 1, architecture 100 represents a heterogeneous MFH network, for aggregating and delivering a plurality of services 124 from different radio access technologies (RATs), including Wi-Fi, 4G long term evolution (4G-LTE), and 5G-NR, to RRHs 106 by way of a shared fiber link 126. Service aggregation of the same RAT (e.g., Wi-Fi channel boning, LTE carrier aggregation (CA), etc.) is referred to as intra-RAT aggregation, whereas heterogeneous aggregation of services from different RATs is referred to as inter-RAT aggregation. A heterogeneous MFH network offers traffic offloading among different RATs and enhances the seamless coverage and provides a ubiquitous access experience to end users.

Accordingly, the conventional MFH technologies include: (1) analog MFH based on RoF technology, which is described further below with respect to FIGS. 2A-B; and (2) digital MFH based on CPRI, which is described further below with respect to FIGS. 3A-B.

FIG. 2A is a schematic illustration of a conventional analog MFH network 200. MFH network 200 includes at least one BBU 202 in operable communication with an RRH 204 over a transport medium 206 (e.g., an optical fiber). BBU 202 includes a baseband processing layer 208, an intermediate frequency (IF) up-conversion layer 210, a frequency domain multiplexer (FDM) 212, and an electrical-optical (E/O) interface 214. In a similar manner, RRH 204 includes a radio frequency (RF) front end 216, an RF up-conversion layer 218, a bandpass filter (BPF) 220, and an optical-electrical (O/E) interface 222.

In operation of MFH network 200, BBU 202 receives digital bits from MBH networks (not shown in FIG. 2A). The received bits are processed by baseband processing layer 208, which provides an OFDM signal to IF up-conversion layer 210 for synthesis and up-conversion to an intermediate frequency. Different wireless services are then multiplexed by FDM 212 in the frequency domain, and finally transmitted through E/O interface 214 to RRH 204 over an analog fiber link of transport medium 206. At RRH 204, after O/E interface 222, the different services are separated by bandpass filter(s) 220, and then up-converted by RF up-converter 218 to radio frequencies for wireless emission. Since these wireless services are carried on different intermediate frequencies (IFs) during fiber propagation, this operation is also referred to as intermediate frequency over fiber (IFoF).

FIG. 2B is a schematic illustration of a conventional analog MFH link 224 for network 200, FIG. 2A. In an exemplary embodiment, MFH 224 represents a system implementation of an analog MFH link based on RoF/IFoF technology, and includes a plurality of transmitters 226 (e.g., corresponding to a respective BBU 202) configured to transmit a plurality of respective signals 228 over link 206. Signals 228 are aggregated by FDM 212 prior to transmission over fiber 206 by E/O interface 214. The aggregated signals 228 are received by O/E interface 222, which provides signals 228 to respective receivers 230 (e.g., of a respective RRH 204). It can be seen from the embodiment depicted in FIG. 2B that the respective RF devices include mixers 232 and local oscillators 234, for both BBUs 202 and RRHs 204, for IF up-conversion and RF up-conversion, respectively. In this embodiment, transmitters 226 are depicted to illustrate the IF up-conversion.

Due to its high spectral efficiency, simple equalization in the frequency domain, and robustness against inter-symbol interference (ISI), orthogonal frequency-division multiplexing (OFDM) has been adopted by most RATs, including WiMAX, Wi-Fi (802.11), WiGig (802.11ad), 4G-LTE (3GPP), and 5G-NR. However, OFDM signals are vulnerable to nonlinear impairments due to their continuously varying envelope and high peak-to-average ratio (PAPR). Therefore, it has become increasingly difficult to support high order modulation formats (e.g., >256QAM) using OFDM over MFH networks. To transmit the higher order formats required by LTE and 5G-NR signals without nonlinear distortions, digital MFH networks based digitization interfaces, such as CPRI, has been proposed and implemented. A digital MFH network is described below with respect to FIGS. 3A-B.

FIG. 3A is a schematic illustration of a conventional digital MFH network 300. Digital MFH network 300 is similar to analog MFH network 200, FIG. 2, in many respects, and includes at least one BBU 302 in operable communication with an RRH 304 over a transport medium 306 (e.g., an optical fiber). Network 300 differs from network 200 though, in that network 300 transmits mobile services using digital waveforms over medium 206, which is implemented by the digitization interface of CPRI. BBU 302 includes a baseband processing layer 308, a Nyquist analog-to-digital converter (ADC) 310, a first time division multiplexer/demultiplexer (TDM) 312, and an electrical-optical (E/O) interface 314. In a similar manner, RRH 304 includes an RF front end 316, an RF up-converter 318, a Nyquist digital-to-analog converter (DAC) 320, a second TDM 322, and an optical-electrical (O/E) interface 324.

FIG. 3B is a schematic illustration of a conventional digital MFH link 326 for network 300, FIG. 3A. In an exemplary embodiment, MFH 326 includes a plurality of transmitters 328 (e.g., corresponding to a respective BBU 302) configured to transmit a plurality of respective bit streams 330 over fiber link 306. Operation of network 300 therefore differs from that of network 200, in that, after baseband processing (e.g., by baseband processing layer 308), the waveforms of baseband signals from processor 308 are digitized into bits 330 by Nyquist ADC 310. The digitized bits 330 are then transported to respective receivers 332 (e.g., of a respective RRH 304) over a digital fiber link (e.g., transport medium 306) based on mature optical intensity modulation-direct detection (IM-DD) technology. In the configuration depicted in FIG. 3B, the waveforms of the in-phase (I) and quadrature (Q) components of each wireless service are sampled and quantized separately, and the bits 330 from I/Q components of the different services are multiplexed in the time by first TDM 312. At the respective RRHs 304, after time division de-multiplexing by second TDM 322, Nyquist DAC 320 recovers the IQ waveforms from received bits 334, which are then up-converted by RF up-converter 318 to RF frequencies and fed to RF front end 316.

Thus, when compared with analog MFH network 200 based on RoF/IFoF technology, digital MFH network 300 demonstrates an improved resilience against nonlinear impairments, and may be implemented by existing digital fiber links, such as, for example, a passive optical network (PON). However, these conventional digital MFH networks suffer from the fact that CPRI has a significantly low spectral efficiency, and may only accommodate few narrowband RATs, such as UMTS (CPRI v1 and v2), WiMAX (v3), LTE (v4), and GSM (v5). Additionally, because CPRI uses TDMs to aggregate services, time synchronization is an additional challenge to the coexistence of multiple RATs with different clock rates. With the low spectral efficiency and the lack of support to Wi-Fi and 5G-NR, CPRI has proven to be a technically-infeasible and cost-prohibitive digitization interface for 5G heterogeneous MFH networks. Accordingly, it is desirable to develop more universal digitization techniques that enable cost-effective carrier aggregation of multiple RATs (multi-RATs) in the next generation heterogeneous MFH networks.

BRIEF SUMMARY

In an embodiment, a digital mobile fronthaul (MFH) network includes a baseband processing unit (BBU) having a digitization interface configured to digitize, using delta-sigma digitization, at least one wireless service for at least one radio access technology. The network further includes a transport medium in operable communication with the BBU. The transport medium is configured to transmit a delta-sigma digitized wireless service from the BBU. The network further includes a remote radio head (RRH) configured to operably receive the delta-sigma digitized wireless service from the BBU over the transport medium.

In an embodiment, a method for performing delta-sigma digitization of an aggregated signal is provided. The aggregated signal includes a plurality of different signal bands from a communication network. The method includes steps of oversampling the aggregated signal at rate equal to an oversampling rate times the Nyquist sampling rate to generate an oversampled signal and quantization noise, noise shaping the oversampled signal to push the quantization noise into out-of-band frequency spectra corresponding to respective spectral portions between the plurality of different signal bands, and filtering the noise shaped signal to remove the out-of-band quantization noise from the plurality of different signal bands.

In an embodiment, a baseband processing unit includes a baseband processor configured to receive a plurality of component carriers of a radio access technology wireless service, and a delta-sigma digitization interface configured to digitize at least one carrier signal of the plurality of component carriers into a digitized bit stream, for transport over a transport medium, by (i) oversampling the at least one carrier signal, (ii) quantizing the oversampled carrier signal into the digitized bit stream using two or fewer quantization bits.

In an embodiment, a method for performing delta-sigma analog-to-digital conversion (ADC) of a plurality of component carriers is provided. The method includes steps of obtaining a data rate of a selected communication specification, selecting a quantity of the plurality of component carriers and corresponding modulation formats according to the obtained data rate, determining a signal-to-noise ratio for the selected quantity of component carriers based on error vector magnitude values compatible with the selected communication specification, calculating a number of quantization bits and a noise transfer function according to the number of quantization bits, and quantizing the plurality of component carriers into a digitized bit stream according to the number of quantization bits and the noise transfer function.

In an embodiment, a delta-sigma digitization interface is provided for modulating an input analog carrier signal into a digitized bit stream. The interface includes a sampling unit configured to sample the input analog carrier signal at a predetermined sampling rate to produce a sampled analog signal, a delta-sigma analog-to-digital converter configured to quantize the sampled analog signal into the digitized bit stream according to a predetermined number of quantization bits, and an output port for transmitting the digitized bit stream to a transport medium.

In an embodiment, a communication system is provided. The communication system includes a core network, a central unit in operable communication with the core network, at least one distributed unit in operable communication with the central unit, at least one radio resource unit in operable communication with the at least one distributed unit over a next generation fronthaul interface split option from the at least one distributed unit. The at least one distributed unit is different from the central unit.

In an embodiment, a delta-sigma digitization interface is provided for modulating an input analog carrier signal into a digitized bit stream. The interface includes a sampling unit configured to sample the input analog carrier signal at a predetermined sampling rate to produce a sampled analog signal, a segmentation unit configured to segment the sampled analog signal into a plurality of separate data pipelines, a delta-sigma analog-to-digital converter configured to individually quantize a respective signal segment contained within each of the plurality of data pipelines into a digitized bit stream segment according to a predetermined number of quantization bits, a cascading unit configured to combine the respective quantized signal segments into a single digitized output stream, and an output port for transmitting the single digitized output stream to a transport medium as the digitized bit stream.

In an embodiment, a method is provided for optimizing a delta-sigma analog-to-digital converter (ADC) architecture for a field programmable gate array (FPGA). The method includes steps of simulating a performance of the delta-sigma ADC according to a first floating-point calculation using floating-point coefficients of the delta-sigma ADC, approximating key fixed-point coefficients from the floating-point coefficients, performing a second floating-point calculation of the delta-sigma ADC performance using the approximated key fixed-point coefficients, performing a first fixed-point calculation of the delta-sigma ADC performance for a continuous input data stream using transformed fixed-point coefficients obtained from performance of the second floating-point calculation, and performing a second fixed-point calculation of the delta-sigma ADC performance. The continuous input data stream is segmented into a plurality of separate data blocks, and the second fixed-point calculation is individually performed on each separate segmented data block. The method further includes a step of evaluating performance of the FPGA having a logical structure based on the performance of the second fixed-point calculation individually performed on each of the plurality of separate data blocks.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other features, aspects, and advantages of the present disclosure will become better understood when the following detailed description is read with reference to the accompanying drawings in which like characters represent like parts throughout the drawings, wherein:

FIG. 1 is a schematic illustration of a conventional access network architecture.

FIG. 2A is a schematic illustration of a conventional analog mobile fronthaul network.

FIG. 2B is a schematic illustration of a conventional analog mobile fronthaul link for the network depicted in FIG. 2A.

FIG. 3A is a schematic illustration of a conventional digital mobile fronthaul network.

FIG. 3B is a schematic illustration of a conventional digital mobile fronthaul link for the network depicted in FIG. 3A.

FIG. 4A is a schematic illustration of a digital mobile fronthaul network according to an embodiment of the present disclosure.

FIG. 4B is a schematic illustration of a digital mobile fronthaul link for the network depicted in FIG. 4A.

FIG. 5 is a graphical illustration depicting a conventional digitization process.

FIGS. 6A-C are graphical illustrations depicting a digitization process according to an embodiment of the present disclosure.

FIGS. 7A-C are graphical illustrations depicting respective applications of the digitization process depicted in FIGS. 6A-C.

FIG. 8 is a schematic illustration of a mobile fronthaul link implementing wavelength division multiplexing, according to an embodiment of the present disclosure.

FIG. 9 is a schematic illustration of a mobile fronthaul link implementing power division multiplexing, according to an embodiment of the present disclosure.

FIG. 10 is a graphical illustration depicting an operating principle of the link depicted in FIG. 9.

FIGS. 11A-D are graphical illustrations depicting a digitization process according to an embodiment of the present disclosure.

FIG. 12 is a flow diagram for a digitization process according to an embodiment of the present disclosure.

FIG. 13A is a schematic illustration of a filter according to an embodiment of the present disclosure.

FIG. 13B is a graphical illustration depicting an I-Q plot for a noise transfer function for the filter depicted in FIG. 13A.

FIG. 13C is a graphical illustration depicting a frequency response of the noise transfer function for the filter depicted in FIG. 13A.

FIG. 14A is a graphical illustration depicting a spectrum plot according to an embodiment of the present disclosure.

FIG. 14B is a graphical illustration depicting a close-up view of the carrier spectrum portion depicted in FIG. 14A.

FIG. 15A is a graphical illustration depicting error vector magnitudes for the carriers depicted in FIG. 14B.

FIG. 15B is a graphical illustration of constellation plots for best case and worst case scenarios for the carriers depicted in FIG. 15A.

FIG. 16A is a schematic illustration of a filter according to an embodiment of the present disclosure.

FIG. 16B is a graphical illustration depicting an I-Q plot for a noise transfer function for the filter depicted in FIG. 16A.

FIG. 16C is a graphical illustration depicting a frequency response of the noise transfer function for the filter depicted in FIG. 16A.

FIG. 17A is a graphical illustration depicting a spectrum plot according to an embodiment of the present disclosure.

FIG. 17B is a graphical illustration depicting a close-up view of the carrier spectrum portion depicted in FIG. 17A.

FIG. 18A is a graphical illustration depicting error vector magnitudes for the carriers depicted in FIG. 17B.

FIG. 18B is a graphical illustration of constellation plots for best case and worst case scenarios for the carriers depicted in FIG. 18A.

FIG. 19A is a graphical illustration depicting a spectrum plot according to an embodiment of the present disclosure.

FIG. 19B is a graphical illustration depicting a close-up view of the carrier spectrum portion depicted in FIG. 19A.

FIG. 20A is a graphical illustration depicting error vector magnitudes for the carriers depicted in FIG. 19B.

FIG. 20B is a graphical illustration of constellation plots for best case and worst case scenarios for the carriers depicted in FIG. 20A.

FIG. 21A is a graphical illustration depicting an I-Q plot for a noise transfer function according to an embodiment of the present disclosure.

FIG. 21B is a graphical illustration depicting a frequency response of the noise transfer function for the I-Q plot depicted in FIG. 21A.

FIG. 22A is a graphical illustration depicting a spectrum plot according to an embodiment of the present disclosure.

FIG. 22B is a graphical illustration depicting a close-up view of the carrier spectrum portion depicted in FIG. 22A.

FIG. 23A is a graphical illustration depicting error vector magnitudes for the carriers depicted in FIG. 22B.

FIG. 23B is a graphical illustration of constellation plots for best case and worst case scenarios for the carriers depicted in FIG. 23A.

FIG. 24A is a graphical illustration depicting a spectrum plot according to an embodiment of the present disclosure.

FIG. 24B is a graphical illustration depicting a close-up view of the carrier spectrum portion depicted in FIG. 24A.

FIG. 25A is a graphical illustration depicting error vector magnitudes for the carriers depicted in FIG. 24B.

FIG. 25B is a graphical illustration of constellation plots for best case and worst case scenarios for the carriers depicted in FIG. 25A.

FIG. 26 is a graphical illustration of a comparative summary plot of delta-sigma radio frequency sampling rates taken against conversion bandwidths.

FIG. 27 is a schematic illustration of an access network architecture according to an embodiment of the present disclosure.

FIG. 28 is a schematic illustration of a radio-over-fiber link according to an embodiment of the present disclosure.

FIG. 29 is a schematic illustration of a system architecture according to an embodiment of the present disclosure.

FIG. 30A is a graphical illustration depicting a power spectral density plot for an exemplary carrier.

FIG. 30B is a graphical illustration depicting a plot of error vector magnitude against received optical power for the carrier depicted in FIG. 30A.

FIG. 30C is a graphical illustration depicting a post-transmission constellation plot for the carrier depicted in FIG. 30A.

FIG. 31A is a graphical illustration depicting a power spectral density plot for an exemplary pair of carriers.

FIG. 31B is a graphical illustration depicting a plot of error vector magnitudes against received optical power for the pair of carriers depicted in FIG. 31A.

FIGS. 32A-B are graphical illustrations depicting post-transmission constellation plots for the carriers depicted in FIG. 31A.

FIG. 33A is a graphical illustration depicting a power spectral density plot for an exemplary set of carriers.

FIG. 33B is a graphical illustration depicting a plot of error vector magnitudes according to the respective carrier number of the set of carriers depicted in FIG. 33A.

FIG. 34A is a graphical illustration depicting a power spectral density plot for an alternative set of carriers.

FIG. 34B is a graphical illustration depicting a plot of error vector magnitudes according to the respective carrier number of the set of carriers depicted in FIG. 34A.

FIG. 35 is a schematic illustration of a parallel quantization analog-to-digital converter architecture.

FIG. 36 is a graphical illustration depicting an operating principle of a delta sigma digitization process.

FIG. 37 is a schematic illustration of a delta-sigma analog-to-digital converter feedback architecture.

FIG. 38 is a schematic illustration of a pipeline architecture for a delta sigma digitization process.

FIG. 39 is a flow diagram of an input state process for the pipeline architecture depicted in FIG. 38.

FIG. 40 is a timing diagram for operation of the input buffer depicted in FIG. 38.

FIG. 41 is a flow diagram of an output state process for the pipeline architecture depicted in FIG. 38.

FIG. 42 is a timing diagram for operation of the output buffer depicted in FIG. 38.

FIG. 43 is a flow diagram for a fixed point coefficient implementation process.

FIG. 44 is a schematic illustration of an exemplary testbed.

Unless otherwise indicated, the drawings provided herein are meant to illustrate features of embodiments of this disclosure. These features are believed to be applicable in a wide variety of systems including one or more embodiments of this disclosure. As such, the drawings are not meant to include all conventional features known by those of ordinary skill in the art to be required for the practice of the embodiments disclosed herein.

DETAILED DESCRIPTION

In the following specification and the claims, reference will be made to a number of terms, which shall be defined to have the following meanings.

The singular forms “a,” “an,” and “the” include plural references unless the context clearly dictates otherwise.

“Optional” or “optionally” means that the subsequently described event or circumstance may or may not occur, and that the description includes instances where the event occurs and instances where it does not.

Approximating language, as used herein throughout the specification and claims, may be applied to modify any quantitative representation that could permissibly vary without resulting in a change in the basic function to which it is related. Accordingly, a value modified by a term or terms, such as “about,” “approximately,” and “substantially,” are not to be limited to the precise value specified. In at least some instances, the approximating language may correspond to the precision of an instrument for measuring the value. Here and throughout the specification and claims, range limitations may be combined and/or interchanged; such ranges are identified and include all the sub-ranges contained therein unless context or language indicates otherwise.

As used herein, the terms “processor” and “computer” and related terms, e.g., “processing device”, “computing device”, and “controller” are not limited to just those integrated circuits referred to in the art as a computer, but broadly refers to a microcontroller, a microcomputer, a programmable logic controller (PLC), an application specific integrated circuit (ASIC), and other programmable circuits, and these terms are used interchangeably herein. In the embodiments described herein, memory may include, but is not limited to, a computer-readable medium, such as a random access memory (RAM), and a computer-readable non-volatile medium, such as flash memory. Alternatively, a floppy disk, a compact disc—read only memory (CD-ROM), a magneto-optical disk (MOD), and/or a digital versatile disc (DVD) may also be used. Also, in the embodiments described herein, additional input channels may be, but are not limited to, computer peripherals associated with an operator interface such as a mouse and a keyboard. Alternatively, other computer peripherals may also be used that may include, for example, but not be limited to, a scanner. Furthermore, in the exemplary embodiment, additional output channels may include, but not be limited to, an operator interface monitor.

Further, as used herein, the terms “software” and “firmware” are interchangeable, and include computer program storage in memory for execution by personal computers, workstations, clients, and servers.

As used herein, the term “non-transitory computer-readable media” is intended to be representative of any tangible computer-based device implemented in any method or technology for short-term and long-term storage of information, such as, computer-readable instructions, data structures, program modules and sub-modules, or other data in any device. Therefore, the methods described herein may be encoded as executable instructions embodied in a tangible, non-transitory, computer readable medium, including, without limitation, a storage device and a memory device. Such instructions, when executed by a processor, cause the processor to perform at least a portion of the methods described herein. Moreover, as used herein, the term “non-transitory computer-readable media” includes all tangible, computer-readable media, including, without limitation, non-transitory computer storage devices, including, without limitation, volatile and nonvolatile media, and removable and non-removable media such as a firmware, physical and virtual storage, CD-ROMs, DVDs, and any other digital source such as a network or the Internet, as well as yet to be developed digital means, with the sole exception being a transitory, propagating signal.

Furthermore, as used herein, the term “real-time” refers to at least one of the time of occurrence of the associated events, the time of measurement and collection of predetermined data, the time for a computing device (e.g., a processor) to process the data, and the time of a system response to the events and the environment. In the embodiments described herein, these activities and events occur substantially instantaneously.

According to the embodiments described herein, multiband delta-sigma digitization systems and methods enable carrier aggregation of multi-RATs in next generation heterogeneous MFH networks. The present multiband delta-sigma ADC techniques allow different RAT technologies, such as, 4G-LTE, Wi-Fi, and 5G-NR signals, to be aggregated and delivered together with shared MFH networks. The present embodiments advantageously enable the aggregation of heterogeneous wireless services from multi-RATs in the frequency domain, and then the digitization of the aggregated services simultaneously in an “as is” manner, that is, without frequency conversion.

These advantageous configurations are thus able to circumvent clock rate compatibility and time synchronization problems arising from multi-RAT coexistence, while also eliminating the need of DAC and RF devices at remote cell cites (e.g., RRHs), thereby further enabling a low-cost, all-analog implementation of RRHs where desired. The present embodiments further significantly reduce the cost and complexity of 5G small cells, while also facilitating large-scale dense deployment of heterogeneous 5G MFH networks. The present systems and methods further provide an innovative digitization interface advantageously replaces CPRI, thereby realizing a significantly higher spectral efficiency, while also offering improved compatibility for multi-RAT coexistence in 5G heterogeneous MFH networks.

FIG. 4A is a schematic illustration of a digital MFH network 400. Network 400 is similar to networks 200, FIG. 2A, 300, FIG. 3A in a number of respects, but represents an improved digitization interface for implementing multiband delta-sigma digitization. MFH network 400 includes at least one BBU 402 in operable communication with an RRH 404 over a transport medium 406 (e.g., an optical fiber). BBU 402 includes a baseband processor 408, an RF up-converter 410, a delta-sigma ADC 412, and an E/O interface 414. In a similar manner, RRH 404 includes an RF front end 416, a BPF 418, and an O/E interface 420.

FIG. 4B is a schematic illustration of a digital MFH link 422 for network 400, FIG. 4A. In exemplary operation of link 422, at respective transmitters 424 (e.g., of respective BBUs 402), after baseband processing by baseband processor 408, a plurality of various wireless services 426 (e.g., from different RATs) are up-converted by RF up-converter 410 to RF frequencies, and then aggregated in the frequency domain by an FDM 428. The wireless signals of aggregated services 426 are then digitized by delta-sigma ADC 412 (e.g., a multiband delta-sigma ADC) to generate a digitized delta-sigma data stream 430. In the exemplary embodiment, delta-sigma ADC 412 digitizes multiband signals/services 426 simultaneously. Unlike Nyquist ADC techniques used in CPRI (e.g., by Nyquist ADC 310, FIG. 3), which only digitize baseband signals, multiband delta-sigma ADC 412 is advantageously able to digitize wireless services 426 in an “as is” manner, without the need of frequency down-conversion.

In the exemplary embodiment depicted in FIG. 4B, transmitters 424 are depicted, for example, to illustrate the RF up-conversion of I and Q components of different wireless services. Further to this example, in this architecture, respective RF devices, including without limitation local oscillators 432, mixers 434, and delta-sigma ADCs 412 may all be advantageously centralized in BBU 402, whereas only BPFs 418 and respective antennas of RF front ends 416 are needed in RRHs 404. This simplified design enables a DAC-free and RF-free RRH, which may be further advantageously implemented by essentially all relevant analog devices. This configuration is particularly advantageous with respect to the 5G paradigm, given the wide and dense deployment of small cells. That is, an all-analog, DAC-free, RF-free architecture (i.e., according to FIGS. 4A-B) will significantly reduce the cost and complexity of existing and future RRHs.

In the embodiments depicted in FIGS. 4A-B, the digital MFH architecture is depicted to implement FDM (e.g., FDM 428) to multiplex wireless services (e.g., services 426), and analog BPFs (e.g., BPFs 418) to separate the multiplexed wireless services. This configuration thus avoids the compatibility problem of different baseband chip rates for various RATs, and also circumvents the synchronization problem experienced among the different services. Furthermore, the delta-sigma digitization techniques of the present embodiments provide a waveform-agnostic interface, which not only supports OFDM, but also works with other multicarrier waveforms, such as filter bank multicarrier (FBMC), universal filtered multicarrier (UFMC), etc.

FIG. 5 is a graphical illustration depicting a conventional digitization process 500. Sampling process 500 depicts the operation of a conventional Nyquist ADC used in CPRI for an analog signal 502 (shown in the time domain). In operation, process 500 bandwidth-limits analog signal 502 as a corresponding frequency domain signal 504 using a low-pass filter. That is, in the frequency domain, analog signal 502 is bandwidth limited to digital signal 504. After digitization, quantization noise 506 is uncorrelated with the frequency of the input signal, and is spread evenly over the Nyquist zone f_(s)/2. In the time domain, process 500 performs Nyquist sampling 508 of analog signal 502 (i.e., at the Nyquist frequency), and quantizes each obtained sample by multiple quantization bits to produce multi-bit quantization signal 510.

Since the quantization noise of a Nyquist ADC is approximately Gaussian, as well as uniformly spread over the Nyquist zone, a very large number of quantization bits are needed to ensure the signal-to-noise ratio (SNR) (e.g., CNR or MER) of the resulting digitized signals 510. Such a large number of required quantization bits leads to low spectral efficiency, as well as a data rate bottleneck of MFH networks.

More specifically, as depicted in FIG. 5, in conventional CPRI Nyquist ADC, each LTE carrier is digitized individually by a Nyquist ADC having, for example, a sampling rate of 30.72 MSa/s. For each sample, 15 quantization bits and one control bit (16 bits total) are used to represent the analog amplitude. The quantization noise (e.g., quantization noise 506) of a Nyquist ADC is evenly distributed in the Nyquist zone in the frequency domain, which can be approximated by Gaussian white noise.

To reduce the quantization noise and increase the SNR of digitized signal, CPRI requires a large number of quantization bits, thereby resulting in the low spectral efficiency and significant bandwidth after digitization, which render CPRI the data rate bottleneck of digital MFH networks. In the case of line coding of 8b/10b, CPRI will consume up to 30.72 MSa/s *16 bitSa*10/8*2=1.23 Gb/s of MFH capacity for each 20 MHz LTE carrier. Within a 10-Gb/s PON link, for example, CPRI is only capable of accommodating eight LTE carriers.

Additionally, CPRI is known to operate at a fixed chip rate of 3.84 MHz, and to only support a limited number of RATs, such as UMTS (CPRI v1 and v2), WiMAX (v3), LTE (v4), and GSM (v5). Given the different clock rates of various RATs, time synchronization remains a problem for multi-RAT coexistence. Moreover, the low spectral efficiency and inability to support to Wi-Fi and 5G-NR render CPRI technically lacking and cost-prohibitive as a digitization interface for 5 G heterogeneous MFH networks. These drawbacks are solved through implementation of the following innovative processes.

FIGS. 6A-C are graphical illustrations depicting a digitization process 600. In an exemplary embodiment, process 600 demonstrates an operational principle of the multiband delta-sigma ADC techniques described herein, and may be executed by a processor (not shown in FIGS. 6A-C) in one or more BBUs. More specifically, FIG. 6A depicts an oversampling subprocess 602 of process 600, FIG. 6B depicts a noise shaping subprocess 604 of process 600, and FIG. 6C depicts a filtering subprocess 606 of process 600.

In an exemplary embodiment of oversampling subprocess 602, quantization noise 608 is spread over a relatively wide Nyquist zone (e.g., the oversampling rate (OSR) times the Nyquist sampling rate f_(s)/2, or OSR*f_(s)/2). In this example, because the quantization number is limited to one or two quantization bits, namely, one-bit quantization 610 (e.g., a binary, or on-off keying (OOK) signal) or two-bit quantization 612 (e.g., a PAM4 signal), quantization noise 608 is significant. In the exemplary embodiment depicted in FIGS. 6A-C, three non-contiguous signal bands 614 of wireless services are aggregated together. In some embodiments, signal bands 614 come from the same RAT (e.g., intra-RAT carrier aggregation). In other embodiments, signal bands 614 come from different RATs (e.g., inter-RAT carrier aggregation). Oversampling subprocess 602 and thus results in an oversampled analog signal 616.

In an exemplary embodiment of noise shaping subprocess 604, quantization noise 608′ is pushed out of the signal bands 614, thereby separating signals from noise in the frequency domain. In this example of subprocess 604, the respective spectra of signal bands 614 are not modified during the operation of digitization process 600. In an exemplary embodiment of filtering subprocess 606, bandpass filters 616 are respectively applied to signal bands 614 to substantially eliminate the out-of-band (OOB) noise (e.g., quantization noise 608′) and thereby enable retrieval of an output signal 618 closely approximating the original analog waveform.

This advantageous technique thus represents a significant improvement over the conventional Nyquist ADC techniques described above with respect to FIG. 5. More particularly, through implementation of a multiband delta-sigma ADC according to the operational principles of process 600, the known shortcomings of CPRI may be successfully circumvented. For example, instead of the large number of quantization bits required by conventional CPRI techniques, the present delta-sigma ADC embodiments successfully “trade” quantization bits for the sampling rates described herein. The present techniques thus exploit a high sampling rate, but only require relatively few (i.e., one or two) quantization bits to be fully implemented.

In the exemplary embodiments depicted in FIGS. 6A-C, the OOB quantization noise (e.g., quantization noise 608′) is added by the delta-sigma ADC (not shown in FIGS. 6A-C), and which converts the original signal waveform from analog to digital. At the RRH, the original analog waveform (e.g., output signal 618) may then be easily retrieved once the quantization noise is eliminated by filtering (e.g., filtering subprocess 606). From the noise shaping technique of noise shaping subprocess 604 though, the retrieved analog signal may have an uneven noise floor. Accordingly, in an embodiment, the noise shaping technique may be configured to exploit a noise transfer function to control the frequency distribution of quantization noise 608′, where each conjugate pair of zero points of the noise transfer function corresponds to a null point of noise. In the design of a multiband delta-sigma ADC, one or two pairs of zeros of the noise transfer function may be assigned to each signal band 614, depending on the bandwidth.

The operational principles of the present delta-sigma ADC may also be advantageously interpreted in the time domain. The present delta-sigma ADC techniques have, for example, a memory effect, whereas conventional Nyquist ADC techniques have no such memory effect. Conventional Nyquist ADC operations quantize each sample individually and independently, and the resultant output bits are only determined by the input amplitude for that particular sample, which has no dependence on previous samples. In contrast, the present delta-sigma ADC techniques are able to digitize samples consecutively whereby a particular output bit may depend not only on the particular input sample, but also on previous samples.

For example, in the case of a sinusoidal analog input, a one-bit delta-sigma ADC according to the present embodiments outputs a high speed OOK signal with a density of “1” bits, proportional to the amplitude of analog input. Thus, when the input is close to its maximum value, the output will include almost all “1” bits. However, when the input is close to its minimum value, the output will include all “0” bits. Similarly, for intermediate inputs, the output will be expected to have an equal density of “0” and “1” bits.

FIGS. 7A-C are graphical illustrations depicting respective applications 700, 702, 704 of digitization process 600, FIGS. 6A-C (e.g., after noise filtering subprocess 604). More specifically, application 700 depicts a case of intra-RAT contiguous carrier aggregation, application 702 depicts a case of intra-RAT non-contiguous carrier aggregation, and application 704 depicts a case of heterogeneous inter-RAT carrier aggregation.

In an exemplary embodiment of application 700, a case of intra-RAT contiguous carrier aggregation may occur where wireless services 706 from the same RAT are bonded together contiguously in the frequency domain, and digitized simultaneously by a single-band delta-sigma ADC. Examples of this scenario include LTE contiguous carrier aggregation and Wi-Fi channel bonding.

In an exemplary embodiment of application 702, a case of intra-RAT non-contiguous carrier aggregation may occur where wireless services 708 from the same RAT are aggregated non-contiguously, and digitized together by a multiband delta-sigma ADC. Examples of this scenario include LTE non-contiguous carrier aggregation.

In an exemplary embodiment of application 704, a case of heterogeneous inter-RAT carrier aggregation may occur where respective wireless services 710, 712, 714 from different RATs (e.g., an LTE RAT for service 710, a Wi-Fi RAT for service 712, and a 5G-NR RAT for service 714) are aggregated in a heterogeneous MFH network. As illustrated in this embodiment, a waveform/RAT-agnostic digitization interface is provided that eliminates the need for DAC and RF devices in RRHs, while also supporting multiband wireless services with different carrier frequencies and bandwidths from multiple RATs, without presenting the synchronization or compatibility problems experienced by conventional digitization interfaces.

In the embodiments depicted in FIGS. 7A-C, each frequency band is utilized by only one wireless service. Other application scenarios of frequency sharing, such as in the case where one frequency component is occupied by more than one wireless signals (e.g., frequency overlap among multiple RATs or multiple-input multiple-output (MIMO)) are contemplated, but not illustrated in this example. Various frequency ranges of different RATs, including overlaps, are illustrated below in Table 1.

TABLE 1 RAT Wi-Fi (802.11) WiMAX LTE UWB Protocol a g n ac/ax af ah 802.16 e 3GPP 802.15.3a (rel. 8) Freq. 5.15-5.875 2.4-2.497 5.15-5.875, 5.15-5.875 0.054-0.698, <1 2.1-5.9 0.7-2.6 3.168-10.56 bands 2.4-2.497 0.47-0.79 (GHz)

As can be seen from the information provided in Table 1, problems occur as a result of frequency reuse. As described further below with respect to FIGS. 8 and 9, respectively, the present systems and methods provide further solutions to overcome the problems of frequency reuse based on wavelength division multiplexing (WDM) and power division multiplexing (PDM) technologies.

FIG. 8 is a schematic illustration of an MFH link 800 implementing WDM. MFH link 800 is similar in some structural respects to MFH link 400, FIG. 4, and includes a first group of transmitters 802 and a second group of transmitters 804 in operational communication with a first FDM 806 and a second FDM 808, respectively. Additionally, first FDM 806 and second FDM 808 are also in operational communication with a first delta-sigma ADC 810 and a second delta-sigma ADC 812, respectively. In an exemplary embodiment of MFH link 800, multiple wireless services at the same RF frequencies may be advantageously digitized and supported by different wavelengths using WDM technology.

More particularly, digital bit streams from first and second delta-sigma ADCs 810, 812 are carried by different wavelengths λ₁ and λ_(2,) respectively, and then multiplexed by a WDM multiplexer 814 onto a single fiber transport medium 816. In the example depicted in FIG. 8, a first OOK₁ is carried on wavelength λ₁, which supports three wireless services 818 at respective frequencies of f_(RF1), f_(RF2), and f_(RF3), and a second OOK₂ is carried on wavelength λ_(2,) which supports three different wireless services 820 at respective frequencies of f_(RF4), f_(RF5), and f_(RF6). Further in this example, the frequencies f_(RF2) =f_(RF5); however, the two wavelengths λ₁ and λ₂ are separated at first RRH 822 and second RRH 824 by a WDM de-multiplexer 826. Thus, the separate services f_(RF2) and f_(RF5) may be filtered out by corresponding filters 828 (e.g., BPF₂ and BPF₅, respectively, in this example).

FIG. 9 is a schematic illustration of an MFH link 900 implementing PDM. MFH link 900 is similar to MFH link 800, FIG. 8, and includes a first group of transmitters 902 and a second group of transmitters 904 in operational communication with a first FDM 906 and a second FDM 908, respectively. Additionally, first FDM 906 and second FDM 908 are also in operational communication with a first delta-sigma ADC 910 and a second delta-sigma ADC 912, respectively. In an exemplary embodiment of MFH link 900, multiple wireless services at the same RF frequencies may be advantageously supported by different power levels using PDM technology.

More particularly, a first digitized bit stream 914 from first delta-sigma ADC 910 and a second digitized bit stream 916 from second delta-sigma ADC 912 have different amplitudes and may be superimposed in the power domain by a power combiner 918. That is, in MFH link 900, the two digitized bit streams 914, 916 of differing amplitudes are multiplexed in the power division and synthesized to a single 4-level pulse amplitude modulation (PAM4) signal 920. A signal 920 may then be delivered from first and second transmitter groups 902, 904 (e.g., of respective BBUs) to corresponding first and second RRH groups 922, 924, respectively over a single fiber transport medium 926.

Similar to the embodiment depicted in FIG. 8, in MFH link 900, first digitized bit stream 914 represents an OOK₁ signal carrying wireless services 928 at respective frequencies of f_(RF1), f_(RF2), and f_(RF3), and second digitized bit stream 916 represents an OOK₂ signal carrying different wireless services 930 at respective frequencies of f_(RF4), f_(RF5), and f_(RF6). However, in this example, the amplitude of OOK₁ is twice that of OOK₂, and thus the summation of the OOK₁ and OOK₂ signals synthesize PAM4 signal 920 (described further below with respect to FIG. 10). Also similar to the example depicted in FIG. 8, again frequencies f_(RF2)=f_(RF5). In further operation of MFH link 900, prior to reception by first and second RRH groups 922, 924, and further downstream from an O/E interface 932 (e.g., a photodetector), and OOK receiver 934 is configured to retrieve the OOK₁ signal, and a PAM4 receiver 936 is configured to retrieve the OOK₂ signal. In this example, the relatively larger offset imposed by the OOK₁ signal is removed before MFH link 900 is able to retrieve the relatively smaller amplitude of the OOK₂ signal.

FIG. 10 is a graphical illustration depicting an operating principle 1000 of MFH link 900, FIG. 9. In an exemplary embodiment, operating principle 1000 depicts a synthesis effect of PDM using the present delta-sigma digitization techniques. More particularly, operating principle 1000 illustrates the synthesis of PAM4 signal 920 by the summation (e.g., by power combiner 918) of the OOK₁ signal of first digitized bit stream 914 and the OOK₂ signal of the second digitized bit stream 916. The amplitude ratio of OOK₁ signal and the OOK₂ signal is 2:1.

According to the embodiments described herein, innovative multiband delta-sigma digitization are provided that are advantageously capable of supporting heterogeneous carrier aggregations in 5G heterogeneous mobile fronthaul networks, including without limitation, 4G-LTE, Wi-Fi, and 5G-NR. The advantageous systems and methods of the present embodiments are further capable of aggregating heterogeneous wireless services in the frequency domain, thereby avoiding the baseband clock rate compatibility and time-synchronization problems arising from multi-RAT coexistence. The present techniques are further capable of digitizing multiband wireless services simultaneously, in an “as is” manner, without requiring frequency conversion, and thereby eliminating the need for DAC and RF devices at RRHs. By providing a significantly lower-cost and efficient all-analog implementation capability for RRHs the present systems and methods are particularly useful to significantly reduce RRH cost and complexity, which will facilitate wide dense deployment of 5G small cells.

The embodiments described herein further propose respective solutions based on wavelength/power division multiplexing (WDM/PDM) technologies to accommodate more than one wireless service at the same frequency. These additional embodiments therefore further enable frequency sharing among multiple RATs and MIMO deployments. Additional exemplary systems and methods for implementing delta-sigma digitization are described in co-pending U.S. patent application Ser. No. 15/847,417, filed Dec. 19, 2017, and to U.S. patent application Ser. No. 16/180,591, filed Nov. 5, 2018, the disclosures of both of which are incorporated by reference herein.

Flexible Digitization Interface

In accordance with one or more of the systems and methods described above, an innovative flexible digitization interface is provided. In an exemplary embodiment, the present digitization interface is based on delta-sigma ADC, which advantageously enables on-demand provisioning of SNR and data rates for MFH networks. By eliminating the conventional DAC at the RRH, the present systems and methods are capable of significantly reducing the cost and complexity of small cells. In particular embodiments, the present digitization interface enables an all-analog implementation of RRHs, and is capable of handling variable sampling rates, adjustable quantization bits, and/or flexible distribution of quantization noise. In some embodiments, the interface further utilizes noise shaping techniques to adjust the frequency distribution of quantization noise as needed or desired, thereby further enabling advantageous on-demand SNR and data rate provisioning.

As described above, the rapid growth of mobile data, driven by the emerging video-intensive/bandwidth-hungry services, immersive applications, 5G-NR paradigm technologies (e.g., MIMO, carrier aggregation, etc.), creates significant challenges for existing optical and wireless access networks. The embodiments described above feature an innovative C-RAN architecture that enhances the capacity and coverage of cellular networks and consolidates baseband signal processing and management functions into a BBU pool. The exemplary architectures divide the RANs into two segments: (1) an MBH segment from the core network to the BBUs; and (2) a MFH segment from the BBUs to the RRHs.

However, as also described above, conventional techniques such as CPRI, despite the overprovisioning SNR, suffer from low spectral efficiency and lack of scalability/flexibility, rendering such techniques a bottleneck of digital MFH networks for 5G services. Accordingly there is a need for an improved delta-sigma digitization interface to replace CPRI, which not only circumvents the CPRI data-rate bottleneck by improving the spectral efficiency, but also addresses the scalability and flexibility problems from CPRI by advantageously providing reconfigurability and flexibility in terms of sampling rate, quantization bit number, and quantization noise distribution. The present delta-sigma digitization interface thus provides for agile, on-demand SNR and data rate provisioning, while also allowing a significantly simplified RRH design that enables all-analog, DAC-free implementation. Such architectural simplifications significantly reduce the cost and complexity of 5G small cells for wide deployment.

An exemplary architecture that may implement the present flexible digitization interface is described above with respect to FIG. 4. Compared with the conventional digital MFH based on CPRI (e.g., FIG. 3), the Nyquist ADC in the BBU may be replaced by a delta-sigma ADC, and the Nyquist DAC in RRH may be replaced by a BPF. At the BBU, different mobile services are carried on IFs and multiplexed in the frequency domain. After delta-sigma ADC, the services may be digitized into bits and delivered to the RRH, for example, by an optical IM-DD link. At the RRH, a BPF may filter out the desired mobile service, eliminate the OOB quantization noise, and retrieve the analog waveform. This exemplary configuration, where the BPF implements DAC and frequency de-multiplexer functions, significantly reduces the system complexity of the RRH, enables an all-analog implementation thereof, capable of handling any sampling rate or quantization bit number without synchronization problems. Given the wide and dense deployment of small cells in 5G paradigm, this all-analog, DAC-free RRH design will significantly reduce the cost and complexity of small cells.

A comparison of FIG. 5 with FIGS. 6A-C, above, illustrates the difference in operating principles between a Nyquist ADC and a delta-sigma ADC, respectively. As described above, in CPRI, each LTE carrier is digitized individually by a Nyquist ADC with a sampling rate of 30.72 MSa/s and 15 quantization bits. For each sample, 16 bits total (i.e., 15 quantization bits and one control bit) are used to transform the analog amplitude to digital bits. To accommodate various RATs, CPRI has a fixed basic frame rate 3.84 MHz, and can only work at a fixed sampling rate and fixed number of quantization bits. The quantization noise of a Nyquist ADC is evenly distributed in the frequency domain, and therefore CPRI requires a large number of quantization bits to reduce the quantization noise and maintain a high SNR for the digitized signal, thereby leading to the low spectral efficiency and high data bandwidth bottleneck problems.

CPRI data rate options are shown in Table 2, below. With line coding of 8b/10b, CPRI consumes up to 30.72 MSa/s*16bitSa*10/8*2=1.23 Gb/s MFH capacity for each 20 MHz LTE carrier (e.g., Option 2 in Table 2). Within a 10-Gb/s PON, only eight LTE carriers may be accommodated (e.g., Table 2, Option 7). LTE carrier aggregation was initially standardized by 3GPP release 10, which allowed 5 component carriers, and then expanded to allow 32 CCs in 3GPP release 13. This expanded carrier aggregation may consume up to 40 Gb/s fronthaul capacity if digitized by CPRI, which cannot be supported by existing optical/wireless access networks.

TABLE 2 Line LTE Option coding carrier # Examples Bit rate (Mb/s) 1 8b/10b 0.5 Only I or Q 491.52 × 10/8 = 614.4 2 8b/10b 1 One 20-MHz 491.52 × 10/8 × 2 = LTE CC 1228.8 3 8b/10b 2 2 CA or 491.52 × 10/8 × 4 = 2 × 2 MIMO 2457.6 4 8b/10b 2.5 Only I/Q, 5 CA 491.52 × 10/8 × 5 = 3072 5 8b/10b 4 4 × 4 MIMO 491.52 × 10/8 × 8 = or 2 CA + 4915.2 2 × 2 MIMO 6 8b/10b 5 5 CA 491.52 × 10/8 × 10 = 6144 7 8b/10b 8 8 × 8 MIMO 491.52 × 10/8 × 16 = or 2 CA + 9830.4 4 × 4 MIMO   7A 64b/66b  8 8 × 8 MIMO 491.52 × 66/64 × 16 = or 4 CA + 8110.08 2 × 2 MIMO 8 64b/66b  10 5 CA + 491.52 × 66/64 × 20 = 2 × 2 MIMO 10137.6 9 64b/66b  12 3CA + 491.52 × 66/64 × 24 = 4 × 4 MIMO 12165.12

FIGS. 11A-D are graphical illustrations depicting a digitization process 1100. In an exemplary embodiment, process 1100 demonstrates an operational principle of an alternative delta-sigma ADC techniques according to the present systems and methods. Similar to process 600, FIGS. 6A-C, process 1100 may also be executed by a processor in one or more BBUs. More specifically, FIG. 11A depicts a Nyquist sampling condition 1102, FIG. 11B depicts an oversampling subprocess 1104 of process 1100, FIG. 11C depicts a noise shaping subprocess 1106 of process 1100, and FIG. 11D depicts a filtering subprocess 1108 of process 1100.

Sampling condition 1102, for example, represents a case where a limited number of quantization bits 1110 results in significant quantization noise 1112 for non-contiguous aggregated wireless service signal bands 1114 sampled at the Nyquist sampling rate f_(s)/2. In this case, due to the limited number of quantization bits 1110, significant quantization noise is present if the analog signal is sampled at its Nyquist rate. In contrast, in an exemplary embodiment of oversampling subprocess 1104, oversampling extends the Nyquist zone, and quantization noise 1116 is spread over a relatively wider frequency range/wide Nyquist zone (e.g., the oversampling rate (OSR) times the Nyquist sampling rate f_(s)/2, or OSR*f_(s)/2). Similar to the embodiments described above, oversampling subprocess 1104 extends the Nyquist zone, spreads quantization noise 1116 over a wider frequency range, and thereby results in an oversampled analog signal 1118 where in-band SNR is improved.

In an exemplary embodiment of noise shaping subprocess 1106, quantization noise 1116′ is pushed out of the signal bands 1114′, thereby separating signals from noise in the frequency domain. In this example of subprocess 1106, the respective spectra of signal bands 1114′ are not modified during the operation of process 1100. In an exemplary embodiment of filtering subprocess 1108, a BPF 1118 is applied to signal bands 1114′ to substantially eliminate the OOB noise, and also enable retrieval of an output signal 1120 closely approximating the original analog waveform.

Process 1100 therefore advantageously circumvents the data rate bottleneck and flexibility issues of CPRI through the innovative flexible digitization interface described above, which is based on delta-sigma ADC. According to the techniques described herein, instead of digitizing each LTE carrier individually, the carriers may first be multiplexed in the frequency domain, and then digitized by a delta-sigma ADC. Unlike the Nyquist ADC, which uses many quantization bits, the present delta-sigma ADC techniques trade quantization bits for sampling rate, exploiting a high sampling rate, but only one or two quantization bits.

According to the present delta-sigma ADC systems and methods, the signal waveforms are transformed from analog to digital by adding quantization noise without changing the spectrum of original analog signal. Therefore, to retrieve the analog waveform, the present delta-sigma digitization processing does not require a DAC, and may instead utilize a BPF to filter out the desired signal (e.g., FIG. 11D), which greatly simplifies the architectural design of the system. Once OOB noise is eliminated, the analog waveform is retrieved. Accordingly, a BPF (e.g., BPF 1118, FIG. 11D) may replace the Nyquist DAC (e.g., Nyquist DAC 320, FIG. 3A), and further perform frequency de-multiplexing functions in additions to the DAC functions, thereby also replacing a de-multiplexer (e.g., time domain de-multiplexer 322, FIG. 3A). In some cases, the retrieved analog signal may have an uneven noise floor from noise shaping.

In some embodiments, the present delta-sigma ADC techniques may also operate in the time domain. One key difference between Nyquist and delta-sigma ADC, for example, is that Nyquist ADC has no memory effect, whereas delta-sigma ADC does have a memory effect. As described above, Nyquist ADC quantizes each sample individually and independently, i.e., current output bits are only determined by the current sample, but have no relevance to previous samples. Delta-sigma ADC, on the other hand, digitizes samples consecutively, i.e., the current output bit may depend on not only the current input sample, but also on previous samples. For example, with a sinusoidal analog input, a one-bit delta-sigma ADC outputs an OOK signal with a density of “1” bits proportional to the input analog amplitude. When the input is close to its maximum, the output contains almost all “1” bits; when the input is close to a minimum value, the output contains all “0” bits (e.g., bits 1110, FIG. 11C). For intermediate inputs, the output will have an equal density of “0” and “1” bits.

The present embodiments thus concentrate a significant quantity of digital signal processing (DSP) capabilities into the BBU, and enable a DAC-free, all analog implementation of the RRHs, which not only reduces the cost and complexity of RRHs significantly, but also makes flexible digitization possible. With an analog RRH, the sampling rate, the number of quantization bits, and the frequency distribution of quantization noise may be flexibly reconfigured according to the required SNR and data rate without experiencing synchronization problems.

As described further below with respect to FIGS. 12-25B, a digitization process (i.e., FIG. 12) is provided for several exemplary implementation scenarios (i.e., FIGS. 13A-25B) that demonstrate the flexibility and reconfigurability of the present delta-sigma digitization interface for on-demand SNR provisioning.

More specifically, five exemplary scenarios are described and illustrated below, which demonstrate the reconfigurability of the present delta-sigma digitization interface in terms of sampling rate, quantization bits, and noise distribution. The flexibility of the present digitization interface is described with respect to enhanced capabilities for on-demand provisioning of SNR, and also of data rate (e.g., for LTE). In some of the examples described below, the SNR is evaluated in terms of error vector magnitude (EVM). Exemplary 3GPP EVM requirements for different modulation formats are listed in Table 3, below.

TABLE 3 Modulation QPSK 16QAM 64QAM 256QAM 1024QAM* EVM (%) 17.5 12.5 8 3.5 1

With respect to Table 3, it is noted that the 3GPP specification only includes modulation formats up to 256QAM, and therefore does not include an EVM for the 1024QAM modulation format. Accordingly, an EVM value of 1% it is included in Table 3 as a tentative criterion.

The five separate exemplary implementation scenarios are illustrated in Table 4, below. These exemplary implementation scenarios demonstrate the flexibility of the present delta-sigma digitization techniques for on-demand provisioning of SNR and LTE data rates, in terms of ADC order, sampling rate, quantization bits, and noise distribution. For each Case listed in Table 4, different modulation formats are assigned to different carriers according to the respective SNR and EVM requirements specified by 3GPP for the particular modulation order. Accordingly, several different data rate options may be provisioned depending on the distribution of quantization noise.

TABLE 4 Case I II III IV V Order 2 4 4 4 4 Bits 1 1 2 1 2 Digital waveform OOK OOK PAM4 OOK PAM4 MFH capacity (Gb/s) 10 10 20 10 20 LTE carriers 32 32 32 37 37 MFH capacity per LTE 312.5 312.5 625 270.27 540.54 carrier (Mb/s) SE Improvement than 3.93 3.93 1.97 4.55 2.27 CPRI Modulation 64QAM × 18 256QAM × 16 1024QAM × 10 256QAM × 12 1024QAM × 8 16QAM × 14 64QAM × 16 256QAM × 22 64QAM × 25 256QAM × 29 Raw LTE data rate (Gb/s) 2.952 4.032 4.968 4.428 5.616 Digitization efficiency 0.30 0.40 0.25 0.44 0.28 Comments Low cost High SE High SNR Highest High SNR Low SNR High data rate SE High data rate Low data rate FIGS. 13A-15B 16A-18B 19A-20B 21A-23B 24A-25B

In the first Case I example, which is based on a second-order one-bit delta-sigma ADC, a relatively simple, low-cost MFH solution is provided, and which exhibits a limited SNR and low data rate, and which is capable of digitizing 32 carriers with low modulation formats (e.g., 64QAM and 16QAM). This exemplary embodiment is described further below with respect to FIGS. 13-15.

In the Case II example, the order of delta-sigma ADC is upgraded from two to four, which significantly reduces the quantization noise. Accordingly, higher SNR and modulation formats may be supported to provision a larger data rate. This exemplary embodiment is described further below with respect to FIGS. 16-18. In the Case III example, the quantization bit number is increased from one to two, which further reduces the quantization noise. Accordingly, even higher SNR and modulation formats may be supported. This exemplary embodiment is described further below with respect to FIGS. 19-20.

As listed in Table 4, the Case IV (described further below with respect to FIGS. 21-23) and Case V(described further below with respect to FIGS. 21-23) examples may utilize a fourth-order ADC similarly to an ADC implemented with respect to the Case II and Case III examples, but a different noise distribution. That is, the frequency distribution of quantization noise in the Case II and Case III example scenarios is tuned to maximize the SNR for 32 carriers. In contrast, the Case IV and Case V example scenarios may implement the same fourth-order ADC, but tune the noise distribution to accommodate 5 more carriers, with a slight SNR penalty. For example, the Case II example scenario may support 16 carriers of 256QAM, and 16 carriers of 64QAM, whereas the Case IV example scenario may accommodate 5 additional carriers, but with only 12 of the Case IV carriers having sufficient SNR to support 256QAM (i.e., the remaining 25 Case IV carriers will only support 64QAM. Nevertheless, in the Case IV example scenario, the overall LTE data rate is improved by approximately 10%.

For the exemplary embodiments described in Table 4, above, and also with respect to the following embodiments, the exemplary carriers are described as LTE carriers (e.g., Table 2), for purposes of illustration. Nevertheless, the person of ordinary skill in the art will understand that these examples are provided for ease of explanation, and are not intended to be limiting. Thus, as shown in Table 2, CPRI consumes 1228.8 Mb/s MFH capacity for each LTE carrier. In contrast, as shown in Table 4, according to the present delta-sigma digitization interface techniques, each LTE carrier consumes 270.27-625 Mb/s MFH capacity, and the resultant spectral efficiency (SE) is improved by 1.97-4.55 times in comparison with CPRI.

FIG. 12 is a flow diagram for a digitization process 1200. Similar to process 1100, FIGS. 11A-D, digitization process 1200 may also be executed by a processor of one or more BBUs for implementing the present flexible delta-sigma digitization interface, and with respect to carriers, such as LTE, for example, having particular data rate requirements.

In an exemplary embodiment, the number of LTE carriers and their particular modulation formats may be selected according to the demanded LTE data rate. SNR requirements and the number of quantization bits may then be determined, while keeping the EVM performance of each LTE carrier compatible with 3GPP specifications. According to the determined noise distribution, zeros and poles of a noise transfer function (NTF) may then be calculated, and a Z-domain block diagram may be implemented for the design of the delta-sigma ADC, based on the NTF and quantization bit number.

In an embodiment, digitization process 1200 may be implemented as a series of logical steps. The person of ordinary skill in the art though, will understand that except where indicated to the contrary, one or more the following steps may be performed in a different order and/or simultaneously. In the exemplary embodiment, process 1200 begins at step 1202, in which the LTE data rate requirements are obtained. In step 1204, process 1200 selects the number of LTE carriers according to the LTE data rate requirements obtained in step 1202. In an exemplary embodiment of step 1204, the particular LTE data rate requirements are previously known, i.e., stored in a memory of, or in operable communication with, the respective processor implementing process 1200. In step 1206, process 1200 selects the LTE modulation format(s) applicable to the obtained data rate and the selected carriers.

In step 1208, process 1200 determines the SNR requirements according to the relevant communication standard (3GPP, in this example), and in consideration of the LTE carriers and modulation formats selected. In step 1210, process 1200 may additionally obtain the particular EVM requirements of the relevant standard (e.g., 3GPP), such that the EVM performance of each LTE carrier may be maintained according to the particular standard. Step 1210 may, for example, be performed before, after, or simultaneously with step 1208.

After the SNR requirements are determined, process may implement separate sub-process branches. In an exemplary first branch/subprocess, in step 1212, process 1200 determines the quantization bit number. In an exemplary embodiment, step 1214 may be performed in an exemplary second branch/subprocess. In step 1214, process 1200 calculates the zeros and poles for the NTF. In step 1216, process 1200 determines the NTF and distribution of quantization noise in the frequency domain corresponding to the zeros and poles selected in step 1214. In step 1218, process 1200 implements a logical Z-domain block filter configuration having an order corresponding to the number of zeros of the NTF. In step 1220, process 1200 configures the delta-sigma ADC from the quantization bits determined in step 1212 and from the Z-domain block configuration implemented in step 1216.

FIG. 13A is a schematic illustration of a filter 1300. In an embodiment, filter 1300 may represent a Z-block diagram and/or impulse response filter for a delta-sigma ADC according to the systems and methods described herein. In an exemplary embodiment, filter 1300 is a second-order delta-sigma ADC that may be implemented for the Case I implementation scenario illustrated in Table 4. More particularly, in the example depicted in FIG. 13A, filter 1300 operates with respect to a second-order delta-sigma ADC working at 10 GSa/s with one quantization bit and, after digitization, filter 1300 operates to transform 32 LTE carriers, at an input 1302, into a 10 Gb/s OOK signal, for example, at an output 1304. In an exemplary embodiment, because the relevant NTF of the delta-sigma ADC has an order of two, filter 1300 includes two feedforward coefficients a, and two feedback loops 1306 each having a z⁻¹ delay cell. In the embodiment depicted in FIG. 13A, filter 1300 includes a “DAC” recursion 1308 for implementing the delta-sigma memory effect of past outputs, described above, and a one-bit quantizer 1310.

FIG. 13B is a graphical illustration depicting an I-Q plot 1312 for the NTF for filter 1300, FIG. 13A. Plot 1312 illustrates the respective zeros and poles of the second-order NTF for filter 1300, which has a conjugate pair of zeros, and a conjugate pair of poles. In the embodiment depicted in FIG. 13B, the two conjugate zeros may be seen to degenerate to z=1, which corresponds to a DC frequency (i.e.,f=0).

FIG. 13C is a graphical illustration depicting a frequency response 1314 of the NTF for filter 1300, FIG. 13A. In an exemplary embodiment, frequency response 1314 represents a distribution of quantization noise in the frequency domain. In an embodiment of the delta-sigma ADC described herein, the distribution of quantization noise is uneven, and may therefore be determined by the zeros of the NTF (e.g., FIG. 13B). That is, each zero corresponds to a null point 1316 of quantization noise on frequency response 1314. In this example, using a sampling rate of 10 GSa/s, the relevant Nyquist zone is shown to occur in the range of 0-5 GHz. The only zero may then be seen to be located along frequency response 1314 at f=0. Accordingly, the quantization noise is shown to be minimized at DC, and to rapidly increase with frequency along frequency response 1314.

Thus, according to the embodiments depicted in FIGS. 13A-C, LTE carriers at lower frequencies may be seen to have smaller quantization noise and higher SNR, while also supporting higher modulation formats. In contrast, the higher frequency carriers are seen to have smaller SNR, and will only be capable of accommodating lower modulation formats. The exemplary second-order configuration may therefore be capable of accommodating 32 LTE carriers with differential SNR provisioning, where the first 18 carriers thereof will have sufficient SNR to accommodate a 64QAM modulation format, and the remaining 14 carriers will be capable of supporting a 16QAM modulation format.

According to the exemplary embodiment of FIGS. 13A-C, after digitization, 32 LTE carriers may be transformed into a 10 Gb/s digital OOK signal. Accordingly, each individual LTE carrier will consume 312.5 Mb/s MFH capacity (i.e., 10 Gb/s /32 carriers=312.5 Mb/s per carrier). Compared with CPRI, where each LTE carrier consumes a MFH capacity of 1228.8 Mb/s, the spectral efficiency is improved by 3.93 times according to the present embodiments.

FIG. 14A is a graphical illustration depicting a spectrum plot 1400. In an exemplary embodiment, spectrum plot 1400 illustrates the frequency spectrum including the 32 LTE carriers digitized by a second-order one-bit delta-sigma ADC (e.g., FIG. 13A). In the example depicted in FIG. 14A, the respective spectra of the 32 LTE carriers are contained within a carrier spectrum portion 1402. In some embodiments, to further improve the SNR of LTE carriers at high frequencies, a pre-emphasis may be used to boost the power of high frequency carriers.

FIG. 14B is a graphical illustration depicting a close-up view of carrier spectrum portion 1402, FIG. 14A. Within the close-up view, the first 18 of the 32 LTE carriers (i.e., at 64QAM) may be more readily distinguished from the remaining 14 LTE carriers (i.e., at 16QAM).

FIG. 15A is a graphical illustration 1500 depicting the EVMs for the LTE component carriers depicted in FIG. 14B. In the example depicted in FIG. 15A, the first 18 component carriers (i.e., 64QAM) exhibit an EVM percentage below 8%, and the remaining 14 component carriers (i.e., 16QAM) exhibit an EVM percentage above 8% and below 12.5%.

FIG. 15B is a graphical illustration of constellation plots 1502, 1504, 1506, 1508 for best case and worst case scenarios for the carriers depicted in FIG. 15A. More specifically, constellation plot 1502 demonstrates the best case scenario for the 64QAM component carriers, which occurs at the first component carrier (i.e., CC1) exhibiting the lowest EVM percentage of the group (e.g., illustration 1500, FIG. 15A). Constellation plot 1504 demonstrates the worst case scenario for the 64QAM component carriers, which occurs at the last of the 18 component carriers (i.e., CC18) exhibiting the highest EVM percentage of the group. Similarly, constellation plot 1506 demonstrates the best case scenario for the 16QAM component carriers, which occurs at the first component carrier of the 14-carrier group (i.e., CC19) exhibiting the lowest relative EVM percentage, and constellation plot 1508 demonstrates the worst case scenario for the 16QAM component carriers, which occurs at the last of the 16QAM component carriers (i.e., CC32) exhibiting the highest EVM percentage.

From these constellations, it can be seen how the respective constellation points are much more closely clustered in the respective best case scenarios (i.e., constellation plots 1502, 1506), but appear more to exhibit more distortion in the respective worst case scenarios (i.e., constellation plots 1504, 1508). As can be further seen from the foregoing embodiments, innovative second-order delta-sigma ADCs may be advantageously realized using only one- or two-feedback loops, which provide simple and low-cost implementation incentives. Accordingly, the person of ordinary skill in the art will understand that systems and methods according to the Case I implementation example are particularly suitable for scenarios having relatively low SNR and low data rate requirements.

FIG. 16A is a schematic illustration of a filter 1600. In an embodiment, filter 1600 also represents a Z-block diagram and/or impulse response filter for a delta-sigma ADC according to the systems and methods described herein.

In an exemplary embodiment, filter 1600 constitutes fourth-order delta-sigma ADC for the Case II and Case III implementation scenarios illustrated in Table 4, above. More particularly, in the example depicted in FIG. 16A, filter 1600 operates similarly, in some respects, to filter 1300, FIG. 13A, but as a fourth-order system, in contrast to the second-order system of FIG. 13A. That is, between an input 1602 and an output 1604, filter 1600 includes four feedforward coefficients a, and also four feedback loops 1606 each having a z⁻¹ delay cell, corresponding to the order of 4. In the embodiment depicted in FIG. 16A, filter 1600 further includes two feedback coefficients g, a DAC recursion 1608 for implementing the delta-sigma memory effect, and a quantizer 1610.

In some embodiments, the same general filter architecture of filter 1600 may be implemented for both of the Case II and Case III example scenarios, except that, in Case II, quantizer 1610 is a one-bit quantizer that outputs only two levels, similar to quantizer 1310, FIG. 13A (i.e., Case I). In Case III though, quantizer 1310′ is a two-bit quantizer that outputs four levels.

FIG. 16B is a graphical illustration depicting an I-Q plot 1612 for an NTF for filter 1600, FIG. 16A. Plot 1612 illustrates the respective zeros and poles of the fourth-order NTF for filter 1600, which, in contrast to plot 1312, FIG. 13B, has two conjugate pairs of zeros, and two conjugate pairs of poles.

FIG. 16C is a graphical illustration depicting a frequency response 1614 of the NTF for filter 1600, FIG. 16A. In an exemplary embodiment, similar to frequency response 1314, FIG. 13C, frequency response 1614 represents a distribution of quantization noise in the frequency domain. Different though, from frequency response 1314, frequency response 1614 includes two null points 1616.

FIG. 17A is a graphical illustration depicting a spectrum plot 1700. In an exemplary embodiment, spectrum plot 1700 illustrates a frequency spectrum including the 32 LTE carriers digitized by a fourth-order one-bit delta-sigma ADC (e.g., FIG. 16A, Case II). In the example depicted in FIG. 17A, the respective spectra of the 32 LTE carriers are contained within a carrier spectrum portion 1702.

FIG. 17B is a graphical illustration depicting a close-up view of carrier spectrum portion 1702, FIG. 17A. Similar to the Case I implementation scenario (e.g., FIG. 14B), within this close-up view, it can be seen that this design configuration will also support 32 LTE carriers. However, due to the increased order of delta-sigma ADC (i.e., from second to fourth), the in-band quantization noise in this Case II scenario is significantly reduced in comparison with Case I, and a higher SNR and modulation may therefore be provisioned. In this Case II example, all 32 LTE carriers may be seen to have sufficient SNR to support a 64QAM modulation format, and half of the carriers (i.e., 16) have sufficient SNR to support a 256QAM modulation format. The RF spectrum and EVMs of all 32 carriers in the Case II scenario are described further below with respect to FIG. 18.

FIG. 18A is a graphical illustration 1800 depicting the EVMs for the 32 Case II LTE component carriers depicted in FIG. 17B. That is, illustration 1800 depicts the EVM percentages of 32 carriers digitized by a fourth-order one-bit delta-sigma ADC. In the example depicted in FIG. 18A, 16 of the 32 component carriers (i.e., 256QAM) exhibit an EVM percentage below 3.5%, and the remaining 16 carriers (i.e., 64QAM) exhibit an EVM percentage above 3.5% and below 8%.

FIG. 18B is a graphical illustration of constellation plots 1802, 1804, 1806, 1808 for best case and worst case scenarios for the carriers depicted in FIG. 18A. More specifically, constellation plot 1802 demonstrates the best case scenario for the 256QAM component carriers, which occurs at the twelfth component carrier (i.e., CC12) exhibiting the lowest EVM percentage of the modulation format group. Constellation plot 1804 thus demonstrates the worst case scenario for the 256QAM component carriers, which occurs at the seventeenth component carrier (i.e., CC17), in this example. Similarly, constellation plot 1806 demonstrates the best case scenario for the 64QAM component carriers, which occurs at the sixth component carrier (i.e., CC6), and constellation plot 1808 demonstrates the worst case scenario for the 64QAM component carriers, which occurs at the thirty-second component carrier (i.e., CC32).

Fourth-order delta-sigma ADC techniques are more complex than second-order ADC techniques. However, fourth-order delta-sigma ADC comparatively enables significantly reduced in-band quantization noise and enhanced SNR. The present fourth-order delta-sigma ADC embodiments are of particular use for high SNR and data rate scenarios, and can potentially support more LTE carriers. In this exemplary implementation scenario, 32 LTE carriers are shown to be supported. As described further below with respect to the Case IV and V implementation scenarios, the present fourth-order delta-sigma ADC embodiments may also support up to 37 LTE carriers as well.

FIG. 19A is a graphical illustration depicting a spectrum plot 1900. In an exemplary embodiment, spectrum plot 1900 illustrates a frequency spectrum including the 32 LTE carriers digitized by a fourth-order two-bit delta-sigma ADC (e.g., FIG. 16A, Case III). In the example depicted in FIG. 19A, the respective spectra of the 32 LTE carriers are contained within a carrier spectrum portion 1902. As described above, the Case III implementation scenario uses the same fourth-order delta-sigma ADC as in Case II, except for a two-bit quantizer (e.g., quantizer 1310′, FIG. 13A) instead of a one-bit quantizer (e.g., quantizer 1310). Accordingly, both of the Case II and Case III scenarios share the same zeroes and poles (e.g., FIG. 16B), as well as the same NTF frequency distribution (e.g., FIG. 16C). In Case III though, the two-bit quantizer is configured to output a PAM4 signal. The presence of this additional quantization bit enables the present embodiments, according to this example, to realize further reductions in the quantization noise, while also achieving higher SNR provisioning.

FIG. 19B is a graphical illustration depicting a close-up view of carrier spectrum portion 1902, FIG. 19A. Similar to the Case II implementation scenario (e.g., FIG. 17B), within this close-up view, it can be seen that the design configuration for this Case III scenario will also support 32 LTE carriers. In the Case III scenario though, due to the additional quantization bit, the total MFH capacity is increased to 20 Gb/s. Additionally, in this implementation scenario, the fronthaul capacity consumed by each LTE carrier is also doubled in comparison with the respective capacities of the Case I and Case II implementation scenarios. This Case III implementation scenario is therefore particularly useful and instances where it is desirable to trade spectral efficiency for SNR. Nevertheless, as can be seen in Table 4, the spectral efficiency under the Case III implementation scenario is still 1.97 times greater than CPRI. The RF spectrum and EVMs of the 32 Case III carriers are described further below with respect to FIG. 20.

FIG. 20A is a graphical illustration 2000 depicting the EVMs for the 32 Case III LTE component carriers depicted in FIG. 19B. That is, illustration 2000 depicts the EVM percentages of 32 carriers digitized by a fourth-order two-bit delta-sigma ADC. In the example depicted in FIG. 20A, all 32 component carriers have sufficient SNR to support 256QAM , i.e., all 32 carriers exhibit an EVM percentage below 3.5%. Furthermore, because 10 of the component carriers exhibit an EVM percentage below 1%, these 10 carriers will support 1024QAM.

FIG. 20B is a graphical illustration of constellation plots 2002, 2004, 2006, 2008 for best case and worst case scenarios for the carriers depicted in FIG. 20A. More specifically, constellation plot 2002 demonstrates the best case scenario for the 1024QAM component carriers, which occurs at the twelfth component carrier (i.e., CC12). Constellation plot 2004 thus demonstrates the worst case scenario for the 1024QAM component carriers, which occurs at the twenty-eighth component carrier (i.e., CC28), in this example. Similarly, constellation plot 2006 demonstrates the best case scenario for the 256QAM component carriers, which occurs at the sixteenth component carrier (i.e., CC16), and constellation plot 2008 demonstrates the worst case scenario for the 256QAM component carriers, which occurs at the twenty-second component carrier (i.e., CC22).

FIG. 21A is a graphical illustration depicting an I-Q plot 2100 for an NTF. In an exemplary embodiment, plot 2100 illustrates the respective zeros and poles of a fourth-order NTF, for the Case IV implementation scenario, of a filter, such as filter 1600, FIG. 16A. Indeed, for ease of illustration, the Case IV and Case V scenarios may utilize the same respective fourth-order delta-sigma ADC and Z-domain block diagram implemented with respect to the Case II and Case III scenarios (e.g., filter 1600, FIG. 16A). However, in the Case IV and Case V implementation scenarios, the coefficients on the feedback (i.e., g1, g2) and feedforward (i.e., a1, a2, a3, a4) paths may be differently tuned to accommodate additional LTE carriers. In some embodiments, the respective two conjugate pairs of zeros in the Case IV scenario may be more separated from each other than in the Case II scenario (e.g., FIG. 16B).

FIG. 21B is a graphical illustration depicting a frequency response 2102 of the NTF for I-Q plot 2100, FIG. 21A. In an exemplary embodiment, frequency response 2102 is similar to frequency response 1614, FIG. 16C, and includes two null points 2104. In some embodiments, where the respective conjugate pairs of zeros exhibit more separation from each other, null points 2104 may similarly exhibit greater separation from one another in relation to the Case II scenario (e.g., FIG. 16C). The Case IV implementation scenario it is therefore particularly advantageous where it is desirable to accommodate as many LTE carriers as possible with maximized spectral efficiency.

In comparison with the Case II implementation scenario, the Case IV implementation scenario supports 37 LTE carriers with slight SNR penalty. Additionally, the MFH capacity consumed per carrier in this Case IV scenario is reduced to 270.27 Mb/s, and the spectral efficiency is improved by 4.55 times in comparison with CPRI.

FIG. 22A is a graphical illustration depicting a spectrum plot 2200. In an exemplary embodiment, spectrum plot 2200 illustrates a frequency spectrum including 37 LTE carriers digitized by a fourth-order one-bit delta-sigma ADC (e.g., FIG. 16A, Case III). In the example depicted in FIG. 22A, the respective spectra of the 37 LTE carriers are contained within a carrier spectrum portion 2202. In this Case IV implementation scenario, the same one-bit quantizer (e.g., quantizer 1310, FIG. 13A) may be used in the fourth order delta-sigma ADC as was used in the Case II scenario.

FIG. 22B is a graphical illustration depicting a close-up view of carrier spectrum portion 2202, FIG. 22A. Different from the Case II implementation scenario (e.g., FIG. 17B), within this close-up view, it can be seen that the design configuration for this Case IV scenario will support 37 LTE carriers. The RF spectrum and EVMs of the 37 Case IV carriers are described further below with respect to FIG. 23.

FIG. 23A is a graphical illustration 2300 depicting the EVMs for the 37 Case IV LTE component carriers depicted in FIG. 22B. That is, illustration 2300 depicts the EVM percentages of 37 carriers digitized by a fourth-order one-bit delta-sigma ADC. In the example depicted in FIG. 23A, all 37 component carriers have sufficient SNR to support a 64QAM modulation format, i.e., all 37 carriers exhibit an EVM percentage below 8%. Additionally, 12 of the Case IV component carriers exhibit an EVM percentage below 3.5%, and may therefore support a 256QAM modulation format.

FIG. 23B is a graphical illustration of constellation plots 2302, 2304, 2306, 2308 for best case and worst case scenarios for the carriers depicted in FIG. 23A. More specifically, constellation plot 2302 demonstrates the best case scenario for the 64QAM component carriers, which occurs at the tenth component carrier (i.e., CC10). Constellation plot 2304 demonstrates the worst case scenario for the 64QAM component carriers, which occurs at the thirty-seventh component carrier (i.e., CC37), in this example. Similarly, constellation plot 2306 demonstrates the best case scenario for the 256QAM component carriers, which occurs at the fourteenth component carrier (i.e., CC14), and constellation plot 2308 demonstrates the worst case scenario for the 256QAM component carriers, which occurs at the thirty-second component carrier (i.e., CC32).

FIG. 24A is a graphical illustration depicting a spectrum plot 2400. In an exemplary embodiment, spectrum plot 2400 illustrates a frequency spectrum including 37 LTE carriers digitized by a fourth-order two-bit delta-sigma ADC (e.g., FIG. 16A, Case III). In the example depicted in FIG. 24A, the respective spectra of the 37 LTE carriers are contained within a carrier spectrum portion 2402. In this Case V implementation scenario, the same two-bit quantizer (e.g., quantizer 1310′, FIG. 13A) may be used in the fourth order delta-sigma ADC as was used in the Case III scenario. In other words, the Case V implementation scenario is similar to the Case IV implementation scenario, except that in Case V, the one-bit Case IV quantizer is replaced with a two-bit quantizer. The zeros, poles, and frequency response of the corresponding NTF though, remain the same as with the Case IV scenario.

Due to the increase from one quantization bit to two quantization bits, the quantization noise in the Case V scenario is reduced in comparison with the Case IV scenario. Furthermore, in the Case V scenario, all 37 LTE carriers have sufficient SNR to support a 256QAM modulation format, and 8 of the 37 carriers exhibit an EVM less than 1%, and may therefore support up to a 1024QAM modulation format.

FIG. 24B is a graphical illustration depicting a close-up view of carrier spectrum portion 2402, FIG. 24A. Different from the Case III implementation scenario (e.g., FIG. 19B), within this close-up view, it can be seen that the design configuration for this Case V scenario will support 37 LTE carriers. The RF spectrum and EVMs of the 37 Case V carriers are described further below with respect to FIG. 25.

FIG. 25A is a graphical illustration depicting the EVMs for the 37 Case V LTE component carriers depicted in FIG. 24B. That is, illustration 2500 depicts the EVM percentages of 37 carriers digitized by a fourth-order two-bit delta-sigma ADC. In the example depicted in FIG. 25A, all 37 component carriers have sufficient SNR to support a 256QAM modulation format, i.e., all 37 carriers exhibit an EVM percentage below 3.5%. Additionally, eight of the Case V component carriers exhibit an EVM percentage below 1%, and may therefore support a 1024QAM modulation format.

FIG. 25B is a graphical illustration of constellation plots 2502, 2504, 2506, 2508 for best case and worst case scenarios for the carriers depicted in FIG. 25A. More specifically, constellation plot 2502 demonstrates the best case scenario for the 256QAM component carriers, which occurs at the thirty-third component carrier (i.e., CC33). Constellation plot 2504 demonstrates the worst case scenario for the 256QAM component carriers, which occurs at the thirty-seventh component carrier (i.e., CC37), in this example. Similarly, constellation plot 2506 demonstrates the best case scenario for the 1024QAM component carriers, which occurs at the twelfth component carrier (i.e., CC12), and constellation plot 2508 demonstrates the worst case scenario for the 1024QAM component carriers, which occurs at the fifteenth component carrier (i.e., CC15).

According to the systems and methods described herein, an innovative flexible digitization interface is provided that is based on delta-sigma ADC, and which enables on-demand SNR and LTE data rate provisioning in next generation MFH networks. The present embodiments advantageously eliminate the need for conventional DAC at the RRH by providing a simplified architecture that allows replacement with a DAC by a BPF, which significantly reduces the cost and complexity of small cell deployment.

According to the techniques described herein, a simplified, DAC-free, all-analog implementation of RRHs it may also be effectively provided. These all-analog RRH implementations offer additional flexibility to the digitization interface in terms of sampling rate, quantization bits, and quantization noise distribution. Through exploitation of the noise shaping techniques described herein, the present systems and methods are further capable of manipulating the frequency distribution of quantization noise as needed or desired. By allowing for a more flexible choice of sampling rate, quantization bits, and noise distribution, the present systems and methods significantly improve over conventional systems by enabling an efficient capability for on-demand SNR and data rate provisioning. In comparison with conventional CPRI, the present digitization interface embodiments are capable of improving the spectral efficiency by at least 1.97-4.55 times.

Real-Time Implementation

Proof of the concepts of the present systems and methods is demonstrated with respect to several real-time implementations. In one exemplary implementation, delta-sigma ADC as demonstrated using a real-time field-programmable gate array (FPGA). The FPGA-based system provides a 5-GSa/s delta-sigma ADC capable of digitizing signals up to 252 MHz 5G (LTE, in this example, backspace), using a 1024QAM modulation format and having an EVM less than 1.25%. Additionally, the following embodiments further provide an innovative digitization approach that enables greater functional split options for next generation fronthaul interfaces (NGFIs).

As described above, an improved delta-sigma ADC is provided that delivers bandwidth efficiency four times better than conventional CPRI techniques. For ease of explanation, some of the exemplary embodiments above are described with respect to a low-pass ADC that may be emulated by offline processing (e.g., a waveform generator). As described further above, in such cases, RF up-conversion would still be necessary at each RRU.

In further exemplary embodiments, an NGFI according to the present systems and methods is configured to implement a real-time FPGA-based bandpass delta-sigma ADC. This real-time bandpass delta-sigma ADC both further improves the bandwidth efficiency, and also enables digitization of mobile signals “AS IS” at respective radio frequencies without requiring frequency conversion. This additional functionality further simplifies the RRU design in a significant manner by eliminating the conventional need for a local oscillator and RF mixer. These architectural improvements may be implemented singly, or in combination with one or more of the innovative configurations described above.

The present systems and methods further enable an innovative functional split option for NGFIs. In an exemplary embodiment, a significant portion of RF functionality is consolidated in a distributed unit (DU), which enables a significantly simplified, and thus lower-cost, configuration at the RRU for small cell deployment. In an exemplary implementation, a high-performance FPGA (e.g., XILINX VC707) is employed as a bandpass delta-sigma ADC, using a 5 GSa/s sampling rate and having a widest reported signal bandwidth of 252 MHz. In such exemplary configurations, real-time digitization may be provided for both 5G-new radio (5GNR) and LTE signals, and for modulation formats up to 1024QAM having an EVM less than 1.25%.

FIG. 26 is a graphical illustration of a comparative summary plot 2600 of delta-sigma RF sampling rates taken against conversion bandwidths. More specifically, comparative summary plot 2600 graphically illustrates known, reported results 2602 of a plurality of delta-sigma ADC studies that have been performed by numerous universities, corporations, and research centers. It can be seen, from reported results 2602 that all of these recent studies, with one exception (i.e., reported result 2602 (4), MIT) are all confined to bandwidths of between zero and 50 MHz, irrespective of the noted sampling rate.

Reported result 2602 (4) is the lone exception to this trend, indicating a 200 MHz bandwidth increase at a sampling rate between 2 and 3 GHz. However, reported result 2602 (4) does not rise above a 3 GHz sampling rate. In contrast, according to the present systems and methods, a set of present results 2604, namely, that of the real-time implementations described herein, are illustrated to all locate at an approximately 5 GHz sampling rate, and all for bandwidths ranging between 100 MHz at the low end, to 250 MHz at the high-end. Accordingly, the present systems and methods are configured to operate at considerably higher sampling rates (e.g., 5 GSa/s) and bandwidths (e.g., up to 100-250 MHz and greater) than all of the known, reported delta-sigma ADC implementations. FIG. 26 is just one example of the superior qualities provided according to the present techniques.

FIG. 27 is a schematic illustration of a network architecture 2700. In an exemplary embodiment, architecture 2700 is similar in some respects to architecture 100, FIG. 1, and may represent a C-RAN architecture including an MBH network portion 2702, a first MFH network portion 2704, and a second MFH network portion 2706. In the exemplary embodiment, architecture 2700 further includes a core network 2708 and a plurality of S-GW/MMEs 2710 in communication with a central unit (CU) 2712 in operable communication with MBH network portion 2702. That is, MBH network portion 2702 constitutes the network segment from S-GW/MMEs 2710 and core network 2708 to CU 2712.

Architecture 2700 further includes one or more RRHs 2714 (also referred to as remote radio units, or RRUs), accessible by mobile and/or wireless users (not separately shown in FIG. 27). A plurality of DUs 2716 are in operable communication with CU 2712, and serve to facilitate communication between CU 2712 and one or more RRHs 2714. In some embodiments, each DU 2716 may include one or more BBUs or a BBU pool (not separately shown). In at least one embodiment, CU 2712 may include additional BBUs or BBU pools. Accordingly, first MFH network portion 2704 constitutes the network segment from DUs 2716 to RRHs 2714, and second MFH network portion 2704 constitutes the combination of CU 2712 and DUs 2716.

In exemplary operation of architecture 2700, general functionality may be similar to that of architecture 100, FIG. 1. Different from architecture 100 though, in architecture 2700, NGFI functions are split and/or shared between CU 2712, DU 2716, and RRHs 2714. An NGFI functional layer diagram 2718 illustrates exemplary NGFI functional split options between several functional layers of CU 2712, DU 2716, and RRH 2714, which options are schematically represented in diagram 2718 as numbered connections between the various layers. For example, CU 2716 includes a radio resource control (RRC) layer 2720 and a packet data convergence protocol (PDCP) layer 2722, with a split option 1 indicated therebetween. Additionally, in this example, DU 2716 includes one or more of a high radio link control (RLC) layer 2724, a low RLC layer 2726, a high media access control (MAC) layer 2728, a low MAC control layer 2730, a high physical (PHY) layer 2732, a low PHY layer 2734, and a high RF layer 2736. RRH 2714 includes a low RF layer 2738 in operable communication with high RF layer 2736 of DU 2716, through split option 9.

During the evolution to 5G, NGFI was proposed to split baseband functions into a central unit and a distributed unit, thereby dividing a C-RAN architecture (e.g., architecture 2700) into three segments: (1) an MBH segment (e.g., MBH network portion 2702) from service gateways (e.g., S-GW 2710) to the BBU; (2) one fronthaul segment (e.g., second MFH network portion 2706) from the CU (e.g., CU 2712) to the DU (e.g., DU 2716); and (3) another fronthaul segment (e.g., first MFH network portion 2704) from the DU to the RRU (e.g., RRH 2714). Some of the split options depicted in diagram 2718 became achievable according to this original NGFI proposal. However, using the architectural and functional improvements of the embodiments herein, the present bandpass delta-sigma ADC techniques newly enable split option 9 (i.e., between high-RF layer 2736 and low-RF layers 2738) as being achievable due to the consolidation of a significant portion of the RF functions in the DU. This consolidation at the DU advantageously lowers both the cost and complexity of the RRU architecture and functionality which thereby facilitates a substantially denser deployment of small cells.

FIG. 28 is a schematic illustration of an RoF link 2800. RoF link 2800 includes at least one DU 2802 in operable communication with at least one RRU 2804 over a transport medium 2806 (e.g., a single mode fiber, or SMF). In an exemplary embodiment, DU 2802 includes one or more fronthaul technologies of an analog link portion 2808, a first digital link portion 2810, and a second digital link portion 2812. Analog link portion 2808, for example, serves to provide RoF-based analog MFH functionality, similar to MFH network 200, FIG. 2A. Similarly, first digital link portion 2810 serves to provide CPRI-based digital MFH functionality, similar to MFH network 300, FIG. 3A, and second digital link portion 2812 serves to provide bandpass delta-sigma ADC-based digital MFH functionality, similar to MFH network 400, FIG. 4A.

More specifically, analog link portion 2808 includes, at DU 2802, a baseband processing layer 2814, an RF up-conversion layer 2816, an FDM 2818, and an E/O interface 2820, and at RRU 2804, a complementary RF front end 2822, a first power amplifier 2824, a first BPF 2826, and an O/E interface 2828. Similarly, first digital link portion 2810 includes, at DU 2802, a baseband processing layer 2830, a compression unit 2832, a Nyquist ADC 2834, a first TDM 2836, and an E/O interface 2838, and at RRU 2804, a complementary RF front end 2840, a second power amplifier 2842, an RF up-converter 2844, a decompression unit 2846, a Nyquist DAC 2848, a second TDM 2850, and an O/E interface 2852. Additionally, second digital link portion 2812 includes, at DU 2802, a baseband processor 2854, an RF up-converter 2856, a delta-sigma ADC 2858 (e.g., a bandpass delta-sigma ADC), and an E/O interface 2860, and at RRU 2804, a complementary RF front end 2862, a second BPF 2864, a third power amplifier 2866, and an O/E interface 2868.

According to the exemplary configuration of link 2800, a simplified, inexpensive system is obtained, which provides high spectral efficiency. Limitations due to nonlinear impairments are also advantageously addressed by the innovative configuration therein. For example, the CPRI-based digital MFH system of first digital link portion 2810 implements Nyquist ADC at DU 2802, and DAC at RRU 2804, to digitize/retrieve the analog waveforms of baseband signals. Nevertheless, RF up-conversion performance is still necessary at RRU 2804. Because CPRI-based solutions only work at fixed chip rates (e.g., 3.84 MHz), synchronization presents a significant challenge for different radio access technologies such as LTE, 5G, Wi-Fi, etc. However, by implementing the innovative functional split provided by split option 9 (e.g., FIG. 27) at second digital link portion 2812 of the same DU (e.g., DU 2802), the limitations of the CPRI-based digital MFH system may be avoided, or at least significantly mitigated.

More particularly, at DU 2802, mobile signals may be up-converted to radio frequencies and digitized “AS IS” by bandpass delta-sigma ADC 2858. Additionally, at RRU 2804, a conventional DAC is replaced by the lower-cost second BPF 2864 to retrieve the analog waveform. As described above, the retrieved analog waveform is then ready for wireless transmission without the need for RF up-conversion. The operational principles of bandpass delta-sigma ADC 2858 and second BPF 2864 are described above in greater detail with respect to FIGS. 6 and 7, and the operational principles of Nyquist ADC 2834 are described in greater detail with respect to FIG. 5. That is, in summary, delta-sigma ADC techniques are different from Nyquist ADC in that delta-sigma ADC trades quantization bit(s) for the sampling rate.

For example, as described above, delta-sigma ADC enables use of a high sampling rate with only one quantization bit (or two bits). The input signal is first oversampled, followed by exploitation of a noise shaping technique to push the quantization noise out of the signal band, so that the signal and noise are separated in the frequency domain. Using these innovative techniques at delta-sigma ADC 2858, the analog waveform may be easily retrieved at RRU 2804 by second BPF 2864, which filters out the OOB noise.

In the exemplary embodiment, in analog link portion 2808, first power amplifier 2824 is deployed after first BPF 2826 to amplify the analog signals, whereas in second digital link portion 2812, third power amplifier 2866 is deployed before second BPF 2864 to boost the OOK signal (or a PAM4 signal, in the case where two quantization bits are used). Link 2800 is thus able to advantageously avoid the amplifier nonlinearity limitations described above, and further provide for use of a significantly lower-cost, higher-efficiency, switch-mode power amplifier than would be realized according to conventional techniques.

FIG. 29 is a schematic illustration of a system architecture 2900. System architecture 2900 represents a real-time experimental implementation of the architectures in operating principles described herein. In the exemplary embodiment, system architecture 2900 represents a three-stage implementation, including an analog input source 2902, an FPGA 2904, and a fronthaul system 2906. In the real-time implementation of architecture 2900, FPGA 2904 receives the analog signal of analog input source 2902 using an ADC interface 2908. In this implementation, ADC interface 2908 was a 4DSP FPGA Mezzanine Card (FMC170) inserted on the high-pin count (HPC) connector of a Xilinx VC707 FPGA of FPGA 2904, which realizes a 5 GSa/s one-bit bandpass delta-sigma ADC as ADC interface 2908 of the input analog signal. The person of ordinary skill in the art though, will understand that these specific hardware components are described for illustrative purposes, and are not intended to be limiting. Other structural components may be utilized without departing from the scope of the principles described herein.

In exemplary operation, ADC interface 2908 samples the input analog signal from input source 2902 at 5 GSa/s, with 10 bits per sample. FPGA 20904 then performed one-bit delta-sigma modulation to transform 10 input bits, at an input buffer 2910, into one output bit at an output buffer 2912. FPGA 2904 was then configured to output the resulting one output bit through a multi-gigabit transceiver (MGT) port 2914. In this exemplary configuration, due to the speed limitations of FPGA 2904, the FPGA configuration was pipelined to de-serialize the input data into 32 pipelines, such that the operation speed of each pipeline was individually reduced to 156.25 MSa/s.

Fronthaul system 2906 thus represents a real-time experimental setup implementation of a functional DU 2916 that includes FPGA 2904, and is in operable communication with a functional RRU 2918 over a 30 km SMF transport medium 2920. In operation, DU 2916 generated real-time LTE and 5G signals using a Rohde Schwarz (R&S) vector signal generator 2922 and an arbitrary waveform generator (AWG), respectively. FPGA 2904 then, for this implementation, digitized the mobile signal(s) into a 5-Gb/s OOK signal, which was then transmitted from DU 2916 to RRU 2918 over medium 2920 using an optical IM-DD system. The real-time LTE signals were received at RRU 2918 by a BPF 2926, followed by an R&S signal analyzer 2928. For the 5G signals, the received OOK signal was captured by a data storage oscilloscope (DSO) 2930 followed by real-time DSP 2932. The respective OFDM parameters of the several 5G/LTE signals of this real-time implementation are shown below in Table 5.

TABLE 5 Sampling Subcarrier Actual R-T rate FFT spacing Data Carrier BW Modulation Case Signals (MSa/s) size (kHz) subcarriers number (MHz) (QAM) A 5G-NR 122.88 4096 30 3300 1 99 1024 B 2 198 256 × 2 C 4G- 30.72 2048 15 1200 10 180 256 × 6, LTE 1024 × 4 D 14 252 1024 × 2, 256 × 4, 64 × 8

For Table 5, the 30 kHz subcarrier spacing and 3300 active subcarriers values for the 5G-NR signals are according to 3GPP Release 14. The EVM results, as described above, may then be used to evaluate the performance of the digitization. As described further below with respect to FIGS. 30-34, the EVM criteria used in accordance with 3GPP, similar to the embodiments described above, were: 12.5% EVM for the 16QAM modulation format, 8% EVM for the 64QAM modulation format, and 3.5% EVM for the 256QAM modulation format. Different from the embodiments above though, an EVM of 2% was used for the 1024QAM modulation format. Again, EVM for the 1024QAM modulation format is not yet specified for 3GPP. The person of ordinary skill in the art though, will understand that the operating principles of the present embodiments fully apply to either EVM value for the 1024QAM modulation format.

FIG. 30A is a graphical illustration depicting a power spectral density plot 3000 for an exemplary carrier. More particularly, power spectral density plot 3000 represents experimental results for Case A, Table 5, above, in which a single 960 MHz 5G carrier, having 99 MHz bandwidth and using the 1024QAM modulation format, was digitized. Power spectral density plot 3000 illustrates the respective RF spectra of an input analog signal 3002 (e.g., 5G), an OOK signal 3004 after delta-sigma ADC, and a retrieved analog signal 3006 after BPF. In this experimental implementation, a 5-Gb/s error-free transmission was achieved over 30 km fiber. It can also be seen from power spectral density plot 3000 that retrieved analog signal 3006 tracks fairly closely with input analog signal 3002 across the entire frequency range.

FIG. 30B is a graphical illustration of depicting a plot 3008 of EVM (in %) against received optical power for the carrier depicted in FIG. 30A. More particularly, plot 3008 illustrates EVM as a function of received optical power, and with respect to several hardware simulations, such as floating point, fixed point, and pipeline, which further illustrate the advantageous step-by-step implementation of the present FPGA embodiments. As can be seen from plot 3008, no EVM penalty is observed after 30-km fiber transmission.

FIG. 30C is a graphical illustration depicting a post-transmission constellation plot 3010 for the carrier depicted in FIG. 30A. More particularly, constellation plot 3010 further confirms the integrity of the carrier transmission over a 30 km SMF.

FIG. 31A is a graphical illustration depicting a power spectral density plot 3100 for an exemplary pair of carriers. More particularly, power spectral density plot 3100 is similar to power spectral density plot 3000, FIG. 30A, but represents experimental results for Case B of Table 5, above, for a digitization implementation of two 5G carriers having a total 198 MHz bandwidth and using the 256QAM modulation format. Power spectral density plot 3100 illustrates the respective RF spectra of input analog signals 3102 (e.g., 5G), digitized OOK signal 3104, and retrieved analog signals 3106. In this experimental implementation, it can be seen that, after transmission over 30 km fiber, quantization noise increases due to the wider signal bandwidth, and the EVMs of both carriers increases to 2.71% (see FIG. 31B, below) in comparison with the single-carrier case depicted in FIG. 30A. Nevertheless, as depicted in FIG. 31A, the results still satisfy the 3.5% EVM requirements of 3GPP for the 256 QAM modulation format. It can also be seen from power spectral density plot 3100 that retrieved analog signals 3106 track more closely with input analog signal 3102 at higher frequencies than at lower frequencies.

FIG. 31B is a graphical illustration depicting a plot 3108 of EVM (in %) against received optical power for the pair of carriers depicted in FIG. 31A. More particularly, plot 3108 illustrates EVM as a function of received optical power for both carriers, and with respect to the several hardware simulations depicted in plot 3008, FIG. 30B. In comparison with plot 3008, plot 3108 demonstrates significant increases for each hardware simulation, in addition to the EVM increase described above.

FIGS. 32A-B are graphical illustrations depicting post-transmission constellation plots 3200, 3202 for the carriers depicted in FIG. 31A. More particularly, constellation plot 3200 illustrates the post-transmission signal of the first carrier after 30 km, which has an EVM of 2.80%, and constellation plot 3202 illustrates the post-transmission signal of the second carrier after 30 km, which has an EVM of 2.83%. As can be seen from constellation plots 3200, 3202, the relative signal integrity between the two carriers is substantially similar, and within 3GPP requirements.

FIG. 33A is a graphical illustration depicting a power spectral density plot 3300 for an exemplary set of carriers. More particularly, power spectral density plot 3300 is similar to power spectral density plot 3100, FIG. 31A, but represents experimental results for Case C of Table 5, above, for a real-time digitization implementation of 10 LTE carriers having a total 180 MHz bandwidth and where 6 of the 10 LTE carriers used the 256QAM modulation format, and the remaining 4 LTE carriers used the 1024QAM modulation format. Power spectral density plot 3300 illustrates the respective RF spectra of input analog signals 3302 (e.g., LTE), digitized signal 3304, and retrieved analog signals 3306. It can be seen from power spectral density plot 3300 that retrieved analog signals 3306 track with input analog signals 3302 across most of the frequency range other than zero (i.e., DC).

FIG. 33B is a graphical illustration depicting a plot 3308 of EVM (in %) according to the respective carrier number of the set of 10 carriers depicted in FIG. 33A. From plot 3308, it can be seen that the different modulations that are assigned to the respective carriers track fairly closely with one another across several different hardware simulations, but with the most significant deviation being between the direct 30 km transmission simulation and the FPGA hardware simulation.

FIG. 34A is a graphical illustration depicting a power spectral density plot 3400 for an alternative set of carriers. More particularly, power spectral density plot 3400 is similar to power spectral density plot 3300, FIG. 33A, but represents experimental results for Case D of Table 5, above, which represents a real-time digitization implementation of 14 LTE carriers having a total 252 MHz bandwidth and where 8 of the 14 LTE carriers used the 64QAM modulation format, 4 of the 14 LTE carriers used the 256QAM modulation format, and the remaining 2 LTE carriers used the 1024QAM modulation format. Power spectral density plot 3400 illustrates the respective RF spectra of input analog signals 3402 (e.g., LTE), digitized signal 3404, and retrieved analog signals 3406. It can be seen from power spectral density plot 3300 that retrieved analog signals 3406 track more closely with input analog signals 3402 at lower frequencies than at higher frequencies, but still within desired results.

FIG. 34B is a graphical illustration depicting a plot 3408 of EVM (in %) according to the respective carrier number of the set of 14 carriers depicted in FIG. 34A. From plot 3408, it can be seen that the different modulations that are assigned to the respective carriers track more closely with one another across the several different hardware simulations, then in the 10-carrier case illustrated in FIG. 33B. The largest still occurs between the direct 30 km transmission simulation and the FPGA hardware simulation, but this deviation is smaller than in the 10-carrier case.

According to the embodiments described herein, innovative real-time, FPGA-based, bandpass delta-sigma ADC his advantageously implemented at the 5 GSa/s sampling rate, and significantly beyond the widest reported signal bandwidth (e.g., FIG. 26) for the digitization of 5G and LTE signals. According to the present embodiments, the bandwidth efficiency of the fronthaul segment to the RRH is significantly improved, while the cost and complexity of the RRUs are significantly reduced. The present techniques therefore unable a new and useful functional split option for NGFI that significantly improves over conventional proposals.

Pipeline Implementation

In accordance with one or more of the systems and methods described above, the following embodiments further describe embodiments for pipeline implementations of the present delta-sigma ADC techniques. In an exemplary embodiment, delta-sigma ADC is implemented using a pipeline FPGA architecture and corresponding operational principles with respect to timing and machine status. More particularly, conventional delta-sigma ADC techniques rely on sequential operation, which requires not only a high sampling rate, but also a high processing speed due to the current output bit depending on both the current input and previous outputs.

These conventional constraints are resolved by the present embodiments, which include an innovative pipeline technique for segmenting a continuous input data stream, and then performing pipeline processing for each segment thereof, thereby successfully trading the processing speed for the hardware resourcing. According to these new systems and methods, the speed requirement of FPGA may be significantly relaxed. As described further below, for a practical experimental implementation utilizing an input sampling rate of 5 GSa/s, a 32-pipeline architecture effectively realized a reduction of the FPGA operation speed to 156.25 MHz. Accordingly, the present inventors were able to successfully demonstrate efficient implementation of delta-sigma digitization of 5G and LTE signals without realizing a significant performance penalty from pipeline processing.

Referring back to FIG. 27, network architecture 2700 illustrates a C-RAN in a 5G mobile network paradigm that advantageously simplifies each BS-to-RRU connection, while also making hoteling, pooling, and clouding of baseband processing possible, as well as enabling the coordination among multiple cells. Network portions 2702, 2704, 2706 represent three distinct segments of the network, namely, the “backhaul,” the “fronthaul,” and the “midhaul,” respectively. Backhaul 2702 functions to transmit baseband bits from S-GW 2710 to CU 2712 using, for example, WDM coherent optical links, midhaul 2706 connects CU 2712 with DUs 2716 using digital fiber links based on IM/DD, and fronthaul 2704 delivers mobile signals from DU 2716 to RRUs 2714 in either analog or digital waveforms.

As described above, techniques have been proposed to increase spectral efficiency and reduce latency for fronthaul 2704, such as by, for example, analog fronthaul based on RoF technology (e.g., analog link portion 2808, FIG. 28) and digital fronthaul based on CPRI (e.g., first digital link portion 2810, FIG. 28). More particularly, in analog link portion 2808, after baseband processing in DU 2802, mobile signals are synthesized and up-converted to radio frequencies, and then transmitted as analog waveforms from DU 2802 to RRU 2804. For multiple bands of mobile services, the mobile signals are aggregated in the frequency domain before analog transmission. At RRU 2804, different mobile signals may be first separated by BPFs, and then amplified and fed to an antenna for wireless emission. In some embodiments high-RF layer devices (e.g., local oscillator, mixer, etc.) may be consolidated in DU 2802, whereas low-RF layer functions (e.g., filtering, amplification, etc.) may be distributed in RRUs 2804. However, the analog fronthaul of analog link portion 2808 will still experience nonlinear impairments due to the continuous envelope and high PAPR of mobile signals.

Conventional digital fronthaul techniques have attempted to avoid these analog impairments by employing a digital front haul interface based on CPRI (e.g., first digital link portion 2810). In the conventional interface, at DU 2802, a Nyquist ADC (e.g., ADC 2834) digitizes mobile signals into bits, which are then transported to RRUs 2804 over digital IM/DD fiber links. Since each signal is digitized in the baseband, its I and Q components are digitized separately and multiplexed in the time domain. At RRU 2804, after time division de-multiplexing (e.g., by demultiplexer 2850), a Nyquist DAC (e.g., DAC 2848) is used to recover the analog waveforms of I/Q components, which are then up-converted to radio frequencies by RF local oscillator and mixer. CPRI-based digital fronthaul techniques are therefore more resilient against nonlinear impairments, as well as capable of employment within existing 2.5/10G PONs.

However, conventional CPRI-based digital fronthaul interfaces require Nyquist DAC and the all RF layer functions in each RRU, which increases the complexity and cost of cell sites. Additionally, as described above, CPRI is constrained by its low spectral efficiency, requires significantly high data rates after digitization, and only operates at a fixed chip rate (e.g., 3.84 MHz) capable of accommodating only a few RATs, such as UMTS (CPRI version 1 and 2), WiMAX (v3), LTE (v4), and GSM (v5). Moreover, because mobile signals are multiplexed using TDM technology, time synchronization is a particular problem for the CPRI-based digital fronthaul, which is not able to effectively coordinate the coexistence of these legacy RATs with the new and upcoming 5G services. The low spectral efficiency and lack of compatibility of CPRI renders it technically infeasible and cost prohibitive to implement CPRI for the NGFI. Some conventional proposals suggests these CPRI constraints may be circumvented using IQ compression and nonlinear digitization, however, all CPRI-based solutions only deal with baseband signals, which always require DAC and RF up-conversion at RRUs.

Referring back to FIG. 28, a new digitization interface (e.g., second digital link portion 2812) avoids the constraints at the CPRI-based solution by implementing a delta-sigma ADC that is capable of trading quantization bits for sampling rate. That is, the delta-sigma ADC uses a sampling rate much higher than the Nyquist rate, but only one quantization bit. Therefore, unlike the Nyquist ADC in CPRI, which only handles baseband signals, the delta-sigma ADCs may effectively function in lowpass or bandpass, and digitize mobile signals at baseband, or “AS IS” at RFs without frequency conversion. Using bandpass delta-sigma ADC (e.g., ADC 2858), mobile signals may be up-converted to RFs and multiplexed in the frequency domain at DU 2802, and then digitized “AS IS” before delivery to RRU 2804, where, instead of a conventional DAC, a simple, low-cost filter (e.g., BPF 2864) may be used to retrieve the analog waveform, which is thus already at RF for wireless transmission.

Accordingly, when compared with CPRI, the innovative delta-sigma digitization techniques of the present embodiments both improves the spectral efficiency, and also simplifies the RRU by consolidating high-RF layer functions in the DU, thereby advantageously leaving only low-RF layer functions in the RRU. Through these advantageous systems and methods, a new NGFI functional split option (e.g., split option 9, FIG. 27) may be achieved between the high-RF and low-RF layers. Referring back to FIG. 27, CPRI is capable of adopting only split option 8, by leaving DAC and all RF layer functions in each RRU. According to the present embodiments, hand, the RoF-based analog fronthaul (e.g., analog link portion 2808) and delta-sigma ADC-based digital fronthaul (e.g., second digital link portion 2812) may adopt split option 9 to simplify the RRU by centralizing RF up-conversion in the DU and replacing conventional DAC in the RRU by a low-cost BPF. This advantageous architecture thereby enables a DAC-free cell site, having simplified RF, which facilitates new 5G small cell deployment. Additionally, through frequency division multiplexing techniques, the delta-sigma digitization interface is able to heterogeneously aggregate multiband mobile services from different RATs, which thereby circumvents the clock rate compatibility issues and time synchronization problems of CPRI, as described above with respect to FIG. 5, and the corresponding Nyquist ADC operational principles. Nevertheless, the present embodiments are capable of integration and coexistence with these legacy techniques as such are presently employed, or as may be modified as described further below with respect to FIG. 35.

FIG. 35 is a schematic illustration of a parallel quantization ADC architecture 3500. In an exemplary embodiment, architecture 3500 is implemented as a modified Nyquist ADC. That is, in exemplary operation, architecture 3500 receives an analog signal 3502 at a sampling unit 3504, which samples (at the Nyquist sampling rate, in this example) analog signal 3502 into an input sample stream 3506. Input sample stream 3506 is received by de-serialization unit 3508, which is configured to de-serialize input sample stream 3506 into first and second parallel data streams 3510(1) and 3510(2), respectively. First and second parallel data streams 3510(1), 3510(2) are then both quantized in parallel by their own respective multi-bit quantization unit 3512, and the results therefrom are serialized, by a serialization unit 3514, into a single output bit stream 3516. In an exemplary embodiment, the de-serialization/serialization operations of units 3508/3514 are configured to implement time interleaving.

For example, in the case where input sample stream 3506 is a 5 GSa/s sample stream, de-serialization unit 3508 may separate the 5 GSa/s stream into two parallel 2.5 GSa/s data streams (e.g., first and second parallel data streams 3510 (1), 3510 (2)), which may place even samples in one stream and odd samples in the other. Serialization unit 3514 may then, after quantization by quantization units 3512, interleave the two parallel quantized streams in the time domain. Architecture 3500 is therefore similar, in some respects, to the architecture described above with respect to digitization process 500, FIG. 5, except that architecture 3500 additionally de-serializes the Nyquist sampled signal prior to quantization, and then quantizes each de-serialized stream in parallel. This modified de-serialization, parallel quantization, serialization approach may be effectively implemented with a CPRI-based digital interface using a Nyquist ADC because the Nyquist ADC digitizes each sample individually, and thus the quantization bits are determined only by amplitude, with no dependence on previous samples.

FIG. 36 is a graphical illustration depicting an operating principle of a delta sigma digitization process 3600. As described above, the present delta-sigma ADC techniques may be implemented for either lowpass or bandpass configurations. Accordingly, digitization process 3600 is similar to digitization process 600, FIG. 6, except that digitization process 600 illustrates an example of lowpass ADC, whereas digitization process 3600 illustrates an example of bandpass ADC.

In exemplary operation of process 3600, the analog input signal (not shown in FIG. 36) is digitized, by an oversampling subprocess 3602, “AS IS” without frequency conversion, into a sampled data stream 3604. In an embodiment, oversampling subprocess 3602 uses a high sampling rate to extend the Nyquist zone about a signal band 3606, and spread quantization noise 3608 over a wide frequency range. A noise shaping subprocess 3610 then pushes quantization noise 3608′ out of signal band 3606, thereby separating the signal from noise in the frequency domain. In an exemplary embodiment, quantization noise 3608 from a quantization unit 3612 (1-bit, in this example) is OoB, and process 3600 implements bandpass delta-sigma ADC to transform the signal waveform from analog to digital by adding OoB quantization noise 3608, but leaving the original spectrum of signal band 3606 intact.

Accordingly, in a filtering subprocess 3614, a BPF 3616 is configured to retrieve an output analog waveform 3618 by filtering out OoB quantization noise 3608′ without any need for conventional DAC. Thus, BPF 3616 effectively provides the functionality of both of the conventional DAC and frequency de-multiplexers for multiband mobile signals. In some embodiments, retrieved analog signal 3618 may have an uneven noise floor from the noise shaping technique of noise shaping subprocess 3610.

FIG. 37 is a schematic illustration of a delta-sigma ADC feedback architecture 3700. Architecture 3700 is similar to architecture 3500, FIG. 35, except that, whereas architecture 3500 operates in parallel, architecture 3700 operates sequentially. That is, although conventional Nyquist ADC may be modified into the parallel serialization of architecture 3500, delta-sigma ADC operates in a sequential manner.

In exemplary operation, architecture 3700 receives an analog signal 3702 at an oversampling unit 3704, which oversamples (at OSR*f_(s)/2, in this example) analog signal 3702 into an input sample stream 3706. Input sample stream 3706 is received by a noise shaping filter 3708, and then a quantizer 3710 (1-bit, in this example), to produce an output bit stream 3712. In an exemplary embodiment, architecture 3700 further includes a feedback loop 3714 from output bit stream 3712 to noise shaping filter 3708. Feedback loop thus enables architecture 3700 to configure the output bits of output bit stream 3712 to not only depend on a current input sample, but also on one or more previous outputs.

Because this dependence on consecutive output bits renders de-serialization and parallel processing of the input sample stream difficult, in the exemplary embodiment, architecture 3700 is configured to implement delta-sigma ADC at a high sampling rate and high processing speed enable the associated FPGA (not shown in FIG. 37) to adequately follow the feed-in speed of input samples. However, typical conventional FPGAs are known to operate at only hundreds of MHz, whereas GHz sampling rates and greater are required for delta-sigma digitization of LTE/5G signals. Therefore, a functional gap exists between the minimum sampling rates of the present delta-sigma ADC techniques and the considerably slower operational speeds of conventional FPGAs. This gap is bridged according to the innovative pipeline systems and methods described below.

FIG. 38 is a schematic illustration of a pipeline architecture 3800 for a delta sigma digitization process. Pipeline architecture 3800 advantageously functions to relax the FPGA speed requirements described immediately above, but without introducing a significant performance penalty thereby. Accordingly, pipeline architecture 3800 represents a structural alternative to FPGA 2904 of system architecture 2900, FIG. 29.

In an exemplary embodiment, pipeline architecture 3800 includes an analog input source 3802 at an ADC interface 3804 configured to realize a 5 GSa/s 10-bit delta-sigma ADC. In exemplary operation, ADC interface 3804 samples the signal of input analog source 3802 at 5 GSa/s, with 10 bits per sample. A segmentation unit 3806 segments the continuous stream of input samples into 32 blocks (i.e., pipelines) at an input buffer 3808, and sequentially fed to 32 respective input first-in-first-out buffers (FIFOs) 3810 for each pipeline. In an exemplary embodiment, each input FIFO 3810 is a 10-bit buffer, that is, ADC interface 3804 provides 10 quantization bits for each sample in this example. Accordingly, in this embodiment, each input FIFO 3810 stores W samples, and thus has a size of at least 10 W bits.

In each pipeline, once the respective input FIFO 3810 is filled, the respective data therefrom is fed to a delta-sigma modulator 3812, which performs delta-sigma digitization to transform the respective 10 input bits (in this example) to a single output bit. The delta-sigma digitization by delta-sigma modulator 3812 is performed in parallel with other pipelines. In an embodiment, delta-sigma modulator 3812 may constitute 32 respective individual delta-sigma modulation units. The respective output bits from the pipelines of modulator 3812 may then be stored in a respective output FIFO 3814 of an output buffer 3816. The size of each output FIFO 3814 is therefore only 1/10 the size of each input FIFO 3810. In a practical implementation of pipeline architecture 3800 for a conventional FPGA, ΔW more samples may be allocated both to input FIFOs 3810 and output FIFOs 3814, such that the respective sizes thereof become 10*(W+ΔW) bits and W+ΔW bits.

In other words, the output bits after digitization are stored in 32 separate output FIFOs 3814(1-32), and then combined, by a cascading unit 3818, into a single stream of output bits at an MGT port 2914 (5 Gb/s MGT-SMA, in this example). Enabled with the pipeline design of pipeline architecture 3800, the operation speed of each pipeline is advantageously reduced to 1/32*5 GSa/s=156.25 MSa/s. Accordingly, the FPGA clock rate may be effectively relaxed to 156.25 MHz without significant performance penalty.

It may be noted that the segmentation operation of segmentation unit 3806 in pipeline architecture 3800 differs from the de-serialization operation of de-serialization unit 3508, of parallel quantization ADC architecture 3500, FIG. 35, in that the samples of each segmented block in pipeline architecture 3800 is consecutive. That is, in the first block, the segmented samples will be sample 0 through sample W-1 in the first block. The second block will thus contain samples W through 2W-1, and so on. In contrast, the samples of parallel quantization ADC architecture 3500 are time interleaved, such that first parallel data stream 3510 (1) contains even samples 0, 2, 4, 6, etc., and second parallel data stream 3510 (2) contains samples 1, 3, 5, 7, etc. At output bit stream 3516 of parallel quantization ADC architecture 3500, the samples from different streams are time interleaved; whereas pipeline architecture 3800, the output blocks from respective output FIFOs 3814s may be simply cascaded (e.g., by cascading unit 3818, one after another.

Because delta-sigma ADC relies on sequential operation, there may be some performance penalty encountered when segmenting a continuous sample stream into a plurality of blocks. In theory, the smaller is the block size, the larger will be the penalty introduced. Accordingly, in a real-time practical implementation of the exemplary embodiments described immediately above, a 5-GSa/s 32-pipeline ADC was used, together with a selected block size of W=20K, which establishes the tradeoff between the performance penalty and use of memory on the FPGA. In a further embodiment, a ΔW=2K margin value is added to each FIFO 3810, 3814 for greater ease of implementation and relaxation of the time constraint.

FIG. 39 is a flow diagram of an input state process 3900 for pipeline architecture 3800, FIG. 38. In an exemplary embodiment, process 3900 illustrates an operational principle of pipeline architecture 3800 using a state machine flow diagram for input FIFO (e.g., input FIFOs 3810, FIG. 38) operation. In exemplary operation, process 3900 begins at step 3902, in which the FPGA is powered on, and all input FIFOs enter an IDLE state. In an exemplary embodiment, all input FIFOs stay in the IDLE state until enablement of a start signal. Step 3904 is a decision step. In step 3904, process 3900 determines whether a start signal has been received. If no start signal has been received, process 3900 returns to step 3902, and all input FIFOs remain in the IDLE state. If, in step 3904, process 3900 determines that a start signal has been received, process 3900 proceeds to step 3906, in which the input FIFOs enter a HOLD state. In an exemplary embodiment, the input FIFOs remain in the HOLD state, for a certain amount of clock cycles and/or until all input FIFOs have completely come out of the IDLE state.

In step 3908, all input FIFOs enter a WRITE ONLY state. In an embodiment of step 3908, the input FIFOs enter the WRITE ONLY state simultaneously, or upon each respective input FIFO coming out of the HOLD state, if the timing is not simultaneous between the FIFOs. In other embodiments, step 3908 may be performed sequentially for each input FIFO. In step 3910, the first input FIFO in the pipeline sequence (FIFO 0, in this example) is filled with input signal sample data corresponding to that FIFO block. In an exemplary embodiment of step 3910, once the input FIFO is filled, the input FIFO transits from the WRITE ONLY state to a READ&WRITE state. Step 3910 is then repeated sequentially for each of the N input FIFOs until the last of N input FIFOs in the sequence (FIFO N−1, in this example) is filled and transitions from the WRITE ONLY state to READ&WRITE state. Once an input FIFO is filled and set to the READ&WRITE state, the respective input FIFO will stay in the READ&WRITE state permanently, until receiving a RESET signal in step 3912.

Accordingly, assuming that the input ADC has a sampling rate of f_(s), then the FPGA throughput will be f_(s) samples per second. Furthermore, given that there are N pipelines, the operation speed of each individual pipeline is now advantageously reduced to f_(s)/N, which is also the clock rate of FPGA. Thus, within each clock cycle, N samples are received from the input ADC, and then fed into the N input FIFOs sequentially. In this particular example, it is assumed that the size of each input FIFO is W samples. Accordingly, it will take W/N clock cycles to fill one FIFO with the relevant input sample data, and a total of W clock cycles to fill all N the input FIFOs.

FIG. 40 is a timing diagram 4000 for operation of input buffer 3808, FIG. 38. For illustrated purposes, and not in a limiting sense, timing diagram 4000 is depicted using the assumptions that the number of pipelines N=4, and that the input FIFO size W=8. The person of ordinary skill in the art though, will understand that the number of pipelines and the input FIFO size may differ according to the particular needs of the system design.

In an exemplary embodiment, timing diagram 4000 is implemented with respect to a clock signal 4002, a reset signal 4004, a state sequence 4006, and an input data (Data In) sequence 4008. In exemplary operation of timing diagram 4000, each of N (four, in this example) input FIFOs 4010 are written sequentially, so that a respective write enable signal 4012 are turned on periodically, according to a duty cycle of 1/N. Once input FIFOs 4010 enter the READ&WRITE state of state sequence 4006, it may be seen that all respective read enable signals 4014 are always on. In this example, different from the sequential writing process, all N input FIFOs 4010 may be read out (e.g., Data Out sequences 4016) simultaneously. Nevertheless, in this example, one sample is read out from each input FIFO 4010 for each cycle of clock signal 4002. Accordingly, for the embodiment depicted in FIG. 40, it will take W clock cycles to deplete a FIFO 4010.

FIG. 41 diagram is a flow diagram of an output state process 4100 for pipeline architecture 3800, FIG. 38. In an exemplary embodiment, process 4100 illustrates an operational principle of pipeline architecture 3800 using a state machine flow diagram for output FIFO (e.g., output FIFOs 3814, FIG. 38) operation. Process 4100, for the output FIFO operation, is somewhat similar to process 3900, FIG. 39 for the input FIFO operation but differs in some respects.

For example, in exemplary operation, process 4100 begins at step 4102, in which the output FIFOs enter the IDLE state once power is on. Step 4104 is a decision step, in which process 4100 determines whether a start signal has been received. If no start signal has been received, process 4100 returns to step 4102, and the output FIFOs remain in the IDLE state. However, if process 4100 determines that a start signal has been received, process 4100 proceeds to step 4106, in which the output FIFOs enter the HOLD state, and remain in this state for a certain amount of clock cycles until all output FIFOs have come out of the IDLE state.

In step 4108, all output FIFOs enter the WRITE ONLY state. Step 4108 thus differs from step 3908 of process 3900, FIG. 39, in that all of the output FIFOs are filled simultaneously in step 4108, whereas in step 3908, the input FIFOs are filled sequentially. In step 4110, all output FIFOs will transit to the READ&WRITE state at the same time, and stay in this state permanently until, in step 4112, receiving a RESET signal.

FIG. 42 is a timing diagram 4200 for operation of output buffer 3816, FIG. 38. In the exemplary embodiment depicted in FIG. 42, for illustrative purposes, the same number of pipelines N =4, and the same FIFO size W=8, are used as in the example depicted in FIG. 40, above. The person of ordinary skill in the art though, will understand that the number of pipelines and the output FIFO size may also differ according to the particular needs of the system design.

In the exemplary embodiment, timing diagram 4200 is implemented with respect to a clock signal 4202, a reset signal 4204, a state sequence 4206, and an output data (Data Out) sequence 4008. In exemplary operation of timing diagram 4200, each of four output FIFOs 4210 are written simultaneously, with only one sample written (e.g., Data In sequences 4212) per cycle of clock signal 4202. That is, because all output FIFOs are written simultaneously, respective write enable signals 4214 are always on. This operation is different from operation of input FIFOs 4010, FIG. 40, which are written sequentially with N samples coming per clock cycle. On the other hand, output FIFOs 4210 are read out sequentially, and thus respective read enable signals 4216 are turned on periodically with a duty cycle of 1/N. Accordingly, all output FIFOs 4210 are filled at the same time, but W cycles are needed to completely write all samples (i.e., one sample written per clock cycle). In contrast, input FIFOs 4010 require W/N clock cycles to fill one input FIFO. Therefore, within each clock cycle, N samples are read out from each output FIFO 4210, thereby requiring W/N clock cycles to deplete an output FIFO, and W cycles total to read from all N output FIFOs.

The embodiments described above were demonstrably implemented using a 4th-order bandpass delta-sigma ADC for an FPGA employing filter 1600, FIG. 16A. More particularly, the cascaded resonator feedforward (CRFF) structure of filter 1600 provides four cascaded stages of feedback loops 1606 (z⁻¹), with the outputs of the four stages being fed forward to a combiner before quantizer 1610 (1-bit, in this example), with coefficients of a₁, a₂, a₃, and a₄. Each pair of two stages may then be cascaded together to form a resonator including a different feedback path in each resonator (e.g., g₁ and g₂). Quantizer 1610 thus serves to function (in 1-bit mode) as a comparator, which then outputs a one-bit OOK signal. By adjusting the coefficients of a and g, various delta-sigma ADCs with different OSRs and passbands may be implemented.

FIG. 43 is a flow diagram for a fixed point coefficient implementation process 4300. In an exemplary embodiment, process 4300 is implemented with respect to the FPGA implementation procedure illustrated in Table 6, below. This example, an initial delta-sigma ADC design of is based on a floating-point simulation in MATLAB without pipeline processing, with a final goal being a real-world fixed-point FPGA implementation with pipeline processing. Process 4300 thus serves to bridge the gap between simulation and implementation, by effectively evaluating the performance degradation during the transition from floating-point to fixed-point, and also the penalty induced by pipeline processing. In the exemplary embodiment, process 4300 is configured to isolate at least one reason for performance degradation in each of the several subprocesses shown in Table 6 and generate a systematic implementation procedure therefrom.

TABLE 6 Performance Sub- penalty Process Implementation Coefficients Calculation Pipeline Input Output from last step 1 MATLAB Floating Floating No Ideal Logic Best performance simulation signal levels 2 Verilog Floating Floating No Ideal Logic Identical with simulation signal levels Subprocess 1 3 Verilog Fixed Floating No Ideal Logic Different simulation signal levels coefficients 4 Verilog Fixed Fixed No Ideal Logic Fixed-point simulation signal levels intermediate variables 5 Verilog Fixed Fixed Yes Ideal Logic Input data stream simulation signal levels segmentation 6 FPGA Fixed Fixed Yes Ideal Logic Time constraint signal levels

In exemplary operation, process 4300 begins at step 4302, in which Subprocess 1 of Table 6 is executed. In an exemplary embodiment of Subprocess 1, a delta-sigma ADC is designed based on floating-point MATLAB simulation without pipeline processing, and the ADC performance thereof is optimized since the penalty due to fixed-point approximation, hardware constraint, and pipeline processing have not been yet included.

Process 4300 then proceeds to step 4304, in which Subprocess 2 of Table 6 is executed. In an exemplary embodiment of Subprocess 2, the floating-point design from Subprocess 1 is translated from MATLAB to hardware description language, such as Verilog. Step 4306 is a decision step. In step 4306, process 4300 determines whether the respective performances of Subprocesses 1 and 2 are substantially identical, which would be expected. If the performances are not substantial identical, process 4300 proceeds to step 4308, in which the Verilog code is debugged, and then step 4304 is repeated. If, however, in step 4306, the respective performances of Subprocesses 1 and 2 are found to be substantially identical, process 4300 proceeds to step 4310.

In step 4310, Subprocess 3 of Table 6 is executed. In an exemplary embodiment of Subprocess 3, key coefficients (e.g., a and g) of the delta-sigma ADC are approximated from floating-point to fixed-point, while keeping all intermediate calculations still in the floating-point mode. In comparison with Subprocess 2, some performance degradation in Subprocess 3 will be expected, due to the difference between floating-point and fixed-point coefficients. Step 4312 is therefore a decision step. In step 4312, process 4300 determines whether the performance degradation greater than an expected, tolerable value, and therefore not acceptable. If process determines, at step 4312, but the performance degradation is not acceptable, process them proceeds to step 4314, in which key parameters may be identified to provide a better approximation Subprocess 3. Accordingly, process 4300 proceeds from step 4314, to step 4316, in which a better approximation is achieved, for example, by adjusting the bit number of each coefficient. In an embodiment of Subprocess 3, steps 4310 through 4316 may be repeated a number of times, over a few trials, which may be needed to identify the coefficients that have most impact on the final performance. Through this embodiment of Subprocess 3, the bit numbers may be fine-tuned until satisfactory performance is achieved.

After successful values are achieved through Subprocess 3, process 4300 proceeds to step 4318. In step 4318, process 4300 executes Subprocess 4. In an exemplary embodiment of Subprocess 4, all the intermediate calculations and variables are transformed from floating-point to fixed-point. Due to the limited bit number, further performance degradation may be expected. Accordingly, process 4300 proceeds to step 4320. Step 4320 is a decision step. If, in step 4320, process 4300 determines that there is performance degradation is greater than acceptable limit (e.g., predetermined), then the degradation is not acceptable, in process 4300 proceeds to step 4322, in which process 4300 identifies key parameters having the most impact, and then to step 4324, in which process 4300 adjusts the bit number of each intermediate valuable to identify those most impactful parameters, and then fine-tunes their bit numbers to achieve satisfactory performance. As with Subprocess 3, it might require several iterations to find the key parameters and adjust their bit numbers. Thus, it can be seen that, in each of Subprocesses 1-4, no segmentation was considered. That is, the input data stream is processed continuously without interruption.

Accordingly, on the completion of Subprocess 4, process 4300 proceeds to step 4326, in which Subprocess 5 is executed. In an exemplary embodiment of Subprocess 5, pipeline processing is added, similar to the techniques described above, which segments the continuous input data stream into several blocks, and then performs fixed-point calculation on each such segmented block. Because delta-sigma digitization is a sequential processing technique (e.g., the current output bit may depend on both current and previous input samples), segmentation of continuous input data stream will be expected to degrade the performance, and this degradation penalty will increase as the block size decreases. In decision step 4328, process 4300 determines if this degradation penalty is less than the predetermined level acceptable performance degradation. If process 4300 determines that the performance degradation is not acceptable, process 4300 proceeds to step 4330, in which a block size is adjusted. Process 4300 then returns to step 4326. If process 4300 determines that the degradation is less than an acceptable level, process 4300 proceeds to step 4332.

In step 4332, Subprocess 6 of Table 6 is executed. In an exemplary embodiment of step 4332, Subprocess 6 is executed as a real-world FPGA implementation. In contrast, and as indicated in Table 6, Subprocesses 2 through 5 were performed as Verilog simulations. Accordingly, in an optional step 4334, prior to evaluating the performance of the FPGA, process 4300 may first determine whether the FPGA meets the time constraint. For example, given an input ADC operating at 5 GSa/s, segmented into 32 pipelines, the operation speed of each pipeline should be 156.25 MHz. That is, to satisfy the time constraint, the delta-sigma modulation in each pipeline should be completed within 1/156.25 MHz =6.4 ns. If, in step 4334, the FPGA cannot meet the time constraint, process 4300 may proceed to step 4336, in which process 4300 may optionally perform a tradeoff evaluation between the performance penalty and the memory consumption, and then calculate an appropriate block size for the optimum balance between performance and memory. In an exemplary embodiment of step 4336, the bit numbers of key coefficients and intermediate valuables are fine-tuned and fed to one or more of Subprocess 3 (e.g., at step 4316) and Subprocess 4 (e.g., at step 4324).

Referring back to FIG. 38, where input FIFOs 3810 and output FIFOs 3814 are used in each pipeline to buffer the segmented data stream, too large of a block size may result in an undesirable increase in memory usage on the FPGA. In general, reducing the number of bits will improve the FPGA speed, while at the same time, degrade the system performance. Accordingly, the tradeoff operations of step 4336 may be particularly effective to ensure that the FPGA meets the time constraints without sacrificing too much performance. In the real-world implementation embodiment described herein, a block size of W=20K samples, and having a 10% margin (i.e., ΔW=2K), was used.

Process 4300 then proceeds to step 4338. Step 4338 is a decision step, in which process 4300 evaluates the performance of the FPGA implementation, and determines whether the performance demonstrates an acceptable degradation value. If the performance degradation of the FPGA is not within acceptable limits, process 4300 proceeds to step 4340, in which a debugging operation of the FPGA is performed, and step 4332 is then repeated. If, however, in step 4338, process 4302 determines that the performance degradation is acceptable, process 4300 proceeds to step 4342, and completes the implementation.

FIG. 44 is a schematic illustration of an exemplary testbed 4400. In an exemplary embodiment, testbed 4400 represents a real-world implementation used to prove the concept of, and verify, the pipeline design of pipeline architecture 3800, FIG. 38, using the implementation procedure of fixed point coefficient implementation process 4300, FIG. 43. As implemented, testbed 4400 was similar in structure and functionality to fronthaul system 2906, FIG. 29.

In the exemplary embodiment, testbed 4400 includes a transmitting DU 4402 in operable communication with an RRU 4404 over a transport medium 4406 (30 km SMF, and this example). In this embodiment, DU 4402 includes a transmitting AWG 4408 (e.g., Tektronix 7122 C AWG) for generating real-time LTE and 5G signals, an attenuator 4410, and an FPGA 4412 (e.g., Xilinx Virtex-7 FPGA on a VC707 development board) for implementing real-time bandpass delta-sigma ADC. FPGA 4412 includes an input ADC interface 4414 (e.g., a 4DSP FMC170) and an output port 4416 (e.g., a multi-gigabit transceiver (MGT)-SubMiniature version A (SMA) connector). In this example, FPGA 4412 implemented a 5 GSa/s 1-bit bandpass delta-sigma ADC for the digitization of LTE and 5G analog signals 4418 from transmitting AWG 4408, that is, a sampling rate of 5 GSa/s and 10 quantization bits per sample. In exemplary operation of DU 4402, analog signals 4418 are input to ADC interface 4414, where they are first digitized to 10 bits, and then transmitted to FPGA 4412, where the delta-sigma digitization transforms the 10 input bits to one output bit. FPGA 4412 then outputs a 5-Gb/s OOK signal 4420 at output port 4416. In this implementation, to relax the speed of FPGA 4412, a 32-pipeline architecture (e.g., FIG. 38) is used to reduce the FPGA clock rate to 156.25 MHz.

In further exemplary operation of testbed 4400, digitized 5-Gb/s OOK signal 4420 was then used to drive an optical modulator 4422 (e.g., a 12.5 Gb/s Cyoptics DFB+EAM) for transmitting signal 4420 as a modulated optical signal over a transport medium 4406 to RRU 4404. At RRU 4404, the optical signal is received by a photodetector 4424, captured by a DSO 4426 (e.g., a 20 GSa/s Keysight DSO), and then processed by a DSP 4428 (e.g., a MATLAB DSP) for bandpass filtering by a BPF 4430 to retrieve the analog waveform at an LTE/5G receiver 4432.

In further real-world operation of testbed 4400, LTE/5G signals 4414 were generated according to the OFDM parameters listed in Table 5, above. Similarly, EVM performance requirements were according to the values listed in Table 3, above, except for the case of the 1024QAM modulation format, which is not yet specified. In implementation of testbed 4400 instead of the 1% value listed in Table 3, 2% was used for the 1024QAM EVM performance requirement as a temporary criterion. Using these values, testbed 4400 was tested under various operations according to the exemplary implementation scenarios listed in Table 4, above, and produced experimental results therefrom substantially consistent with the results described with respect to FIGS. 30A-34B.

Therefore, according to the innovative systems and methods presented herein, a real-time FPGA-based bandpass delta-sigma ADC is provided for digitizing LTE and 5G signals having significantly higher reported sampling rate and wider signal bandwidth then any previously-reported signals from conventional systems and known implementations. The present bandpass delta-sigma ADC techniques are capable of digitizing the 5G/LTE signals “AS IS” at RFs without the need of frequency conversion, thereby further enabling the new function split option between the high-RF and low-RF layers. Thus, the present delta-sigma ADC-based digital fronthaul interface still further reduces the RRU cost and complexity, while also further facilitating even wider deployment of 5G small cells.

The present systems and methods still further provide innovative pipeline architectures and processes for delta-sigma ADC that significantly relax the FPGA speed requirement, thereby enabling the implementation of high-speed delta-sigma ADC, even using relatively slow-speed FPGA, but without significantly sacrificing performance. The present embodiments still further introduce innovative evaluation process that is configured to transform a floating-point simulation to a fixed-point FPGA implementation, to further optimize the design of the pipeline systems and methods described herein.

Exemplary embodiments of delta-sigma digitization systems, methods, and real-time implementations are described above in detail. The systems and methods of this disclosure though, are not limited to only the specific embodiments described herein, but rather, the components and/or steps of their implementation may be utilized independently and separately from other components and/or steps described herein. Additionally, the exemplary embodiments described herein may be implemented and utilized in connection with access networks other than MFH and MBH networks.

Although specific features of various embodiments of the disclosure may be shown in some drawings and not in others, this is for convenience only. In accordance with the principles of the disclosure, a particular feature shown in a drawing may be referenced and/or claimed in combination with features of the other drawings.

Some embodiments involve the use of one or more electronic or computing devices. Such devices typically include a processor or controller, such as a general purpose central processing unit (CPU), a graphics processing unit (GPU), a microcontroller, a reduced instruction set computer (RISC) processor, an application specific integrated circuit (ASIC), a programmable logic circuit (PLC), a field programmable gate array (FPGA), a DSP device, and/or any other circuit or processor capable of executing the functions described herein. The processes described herein may be encoded as executable instructions embodied in a computer readable medium, including, without limitation, a storage device and/or a memory device. Such instructions, when executed by a processor, cause the processor to perform at least a portion of the methods described herein. The above examples are exemplary only, and thus are not intended to limit in any way the definition and/or meaning of the term “processor.”

This written description uses examples to disclose the embodiments, including the best mode, and also to enable any person skilled in the art to practice the embodiments, including making and using any devices or systems and performing any incorporated methods. The patentable scope of the disclosure is defined by the claims, and may include other examples that occur to those skilled in the art. Such other examples are intended to be within the scope of the claims if they have structural elements that do not differ from the literal language of the claims, or if they include equivalent structural elements with insubstantial differences from the literal language of the claims. 

What is claimed is:
 1. A delta-sigma digitization interface for modulating an input analog carrier signal into a digitized bit stream, comprising: a sampling unit configured to sample the input analog carrier signal at a predetermined sampling rate to produce a sampled analog signal; a segmentation unit configured to segment the sampled analog signal into a plurality of separate data pipelines; a delta-sigma analog-to-digital converter (ADC) configured to individually quantize a respective signal segment contained within each of the plurality of data pipelines into a digitized bit stream segment according to a predetermined number of quantization bits; a cascading unit configured to combine the respective quantized signal segments into a single digitized output stream; and an output port for transmitting the single digitized output stream to a transport medium as the digitized bit stream.
 2. The interface of claim 1, wherein the delta-sigma ADC comprises a field programmable gate array (FPGA).
 3. The interface of claim 2, wherein the predetermined number of quantization bits is one, and wherein the delta-sigma ADC is further configured to perform one-bit quantization according to a binary quantization protocol.
 4. The interface of claim 4, wherein the binary quantization protocol comprises on-off keying.
 5. The interface of claim 2, wherein the sampling unit comprises an FPGA mezzanine card (FMC).
 6. The interface of claim 5, wherein the FMC is configured to sample the input analog carrier signal at 5 GSa/s.
 7. The interface of claim 6, further comprising an input buffer logically disposed between the segmentation unit and the delta-sigma ADC.
 8. The interface of claim 7, wherein the input buffer is configured to distribute contiguous data portions of the sampled analog signal in sequential order to respective ones of the plurality of data pipelines.
 9. The interface of claim 8, wherein the input buffer comprises an input first-in-first-out unit (FIFO) for each of the plurality of data pipelines.
 10. The interface of claim 9, wherein the input FIFO comprises a 10-bit buffer.
 11. The interface of claim 10, wherein the input FIFO is configured to store W samples, where W represents a positive integer, and wherein the input FIFO has a size of at least 10 W bits.
 12. The interface of claim 10, further comprising an output buffer including a separate output FIFO for each of the plurality of data pipelines.
 13. The interface of claim 12, wherein the output FIFO comprises a 1-bit buffer.
 14. The interface of claim 13, wherein a size of the output FIFO is one tenth of the size of the input FIFO.
 15. The interface of claim 7, wherein a clock rate of the FPGA for each of the plurality of data pipelines is approximately 156.25 MHz or less.
 16. The interface of claim 2, wherein the FPGA is disposed within a distributed unit (DU) of a communication network.
 17. The interface of claim 1, wherein the input analog carrier signal comprises at least one of a 5G new radio (5GNR) carrier signal and a long term evolution (LTE) carrier signal.
 18. A method of optimizing a delta-sigma analog-to-digital converter (ADC) architecture for a field programmable gate array (FPGA), comprising the steps of: simulating a performance of the delta-sigma ADC according to a first floating-point calculation using floating-point coefficients of the delta-sigma ADC; approximating key fixed-point coefficients from the floating-point coefficients; performing a second floating-point calculation of the delta-sigma ADC performance using the approximated key fixed-point coefficients; performing a first fixed-point calculation of the delta-sigma ADC performance for a continuous input data stream using transformed fixed-point coefficients obtained from performance of the second floating-point calculation; performing a second fixed-point calculation of the delta-sigma ADC performance, wherein the continuous input data stream is segmented into a plurality of separate data blocks, and wherein the second fixed-point calculation is individually performed on each separate segmented data block; and evaluating performance of the FPGA having a logical structure based on the performance of the second fixed-point calculation individually performed on each of the plurality of separate data blocks.
 19. The method of claim 18, wherein the steps of performing the first and second fixed-point calculations are individually repeated until a calculated degradation of the delta-sigma ADC performance is within a predetermined acceptable value.
 20. The method of claim 18, wherein the logical structure comprises a pipeline architecture, and further comprising, after the step of evaluating, a step of determining whether the operational speed of each pipeline in the pipeline architecture meets an operational speed time constraint of the FPGA. 